A versatile recognition processor for sensor network applications

Risako Takashima, Yuya Hanai, Yuichi Hori, Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A versatile recognition processor is presented that comprises 2.1M transistors using a 90nm CMOS technology. It performs detection and recognition from image/video, sound and acceleration signals with energy consumption of sub-mJ/frame. The versatility and the power efficiency are attributed to optimal architecture design employing Haar-like Feature and Cascaded Classifier.

Original languageEnglish
Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Pages349-350
Number of pages2
DOIs
Publication statusPublished - 2010
Event2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010 - Taipei, Taiwan, Province of China
Duration: 2010 Jan 182010 Jan 21

Other

Other2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010
CountryTaiwan, Province of China
CityTaipei
Period10/1/1810/1/21

Fingerprint

Sensor networks
Transistors
Classifiers
Energy utilization
Acoustic waves

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design

Cite this

Takashima, R., Hanai, Y., Hori, Y., & Kuroda, T. (2010). A versatile recognition processor for sensor network applications. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 349-350). [5419867] https://doi.org/10.1109/ASPDAC.2010.5419867

A versatile recognition processor for sensor network applications. / Takashima, Risako; Hanai, Yuya; Hori, Yuichi; Kuroda, Tadahiro.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2010. p. 349-350 5419867.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Takashima, R, Hanai, Y, Hori, Y & Kuroda, T 2010, A versatile recognition processor for sensor network applications. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC., 5419867, pp. 349-350, 2010 15th Asia and South Pacific Design Automation Conference, ASP-DAC 2010, Taipei, Taiwan, Province of China, 10/1/18. https://doi.org/10.1109/ASPDAC.2010.5419867
Takashima R, Hanai Y, Hori Y, Kuroda T. A versatile recognition processor for sensor network applications. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2010. p. 349-350. 5419867 https://doi.org/10.1109/ASPDAC.2010.5419867
Takashima, Risako ; Hanai, Yuya ; Hori, Yuichi ; Kuroda, Tadahiro. / A versatile recognition processor for sensor network applications. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2010. pp. 349-350
@inproceedings{1643776419384cadbec5abe4ccba775a,
title = "A versatile recognition processor for sensor network applications",
abstract = "A versatile recognition processor is presented that comprises 2.1M transistors using a 90nm CMOS technology. It performs detection and recognition from image/video, sound and acceleration signals with energy consumption of sub-mJ/frame. The versatility and the power efficiency are attributed to optimal architecture design employing Haar-like Feature and Cascaded Classifier.",
author = "Risako Takashima and Yuya Hanai and Yuichi Hori and Tadahiro Kuroda",
year = "2010",
doi = "10.1109/ASPDAC.2010.5419867",
language = "English",
isbn = "9781424457656",
pages = "349--350",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

}

TY - GEN

T1 - A versatile recognition processor for sensor network applications

AU - Takashima, Risako

AU - Hanai, Yuya

AU - Hori, Yuichi

AU - Kuroda, Tadahiro

PY - 2010

Y1 - 2010

N2 - A versatile recognition processor is presented that comprises 2.1M transistors using a 90nm CMOS technology. It performs detection and recognition from image/video, sound and acceleration signals with energy consumption of sub-mJ/frame. The versatility and the power efficiency are attributed to optimal architecture design employing Haar-like Feature and Cascaded Classifier.

AB - A versatile recognition processor is presented that comprises 2.1M transistors using a 90nm CMOS technology. It performs detection and recognition from image/video, sound and acceleration signals with energy consumption of sub-mJ/frame. The versatility and the power efficiency are attributed to optimal architecture design employing Haar-like Feature and Cascaded Classifier.

UR - http://www.scopus.com/inward/record.url?scp=77951226083&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77951226083&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2010.5419867

DO - 10.1109/ASPDAC.2010.5419867

M3 - Conference contribution

AN - SCOPUS:77951226083

SN - 9781424457656

SP - 349

EP - 350

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

ER -