A very high-speed ATM switch architecture using internal speed-up technique

Kouichi Genda, Yukihiro Doi, Kenichi Endo, Naoaki Yamanaka

Research output: Contribution to journalArticle

Abstract

As a switch architecture of the AMC with switch throughput of 160 Gbit/s, we proposed an internal speed-up crossbar-type ATM switch architecture. This switch accommodates 10-Gbit/s cell streams from AHMs in order to guarantee the QoS of switched cells. A new high-speed arbitration algorithm using three buses on each output line, called the bidirectional arbiter, is used. This handles output contention about twice as fast as the conventional ring-arbiter and has the same fairness function. This increases the switch throughput to 160 Gbit/s efficiently. By combining our high-speed switch and AHMs, we should be able to make a sub-terabit/s ATM switching system for the future Broadband ISDN network.

Original languageEnglish
Pages (from-to)847-853
Number of pages7
JournalNTT R and D
Volume45
Issue number9
Publication statusPublished - 1996
Externally publishedYes

Fingerprint

Automatic teller machines
Switches
Throughput
Switching systems
Quality of service

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A very high-speed ATM switch architecture using internal speed-up technique. / Genda, Kouichi; Doi, Yukihiro; Endo, Kenichi; Yamanaka, Naoaki.

In: NTT R and D, Vol. 45, No. 9, 1996, p. 847-853.

Research output: Contribution to journalArticle

Genda, Kouichi ; Doi, Yukihiro ; Endo, Kenichi ; Yamanaka, Naoaki. / A very high-speed ATM switch architecture using internal speed-up technique. In: NTT R and D. 1996 ; Vol. 45, No. 9. pp. 847-853.
@article{f904f05384aa47c5ae53f19615484e71,
title = "A very high-speed ATM switch architecture using internal speed-up technique",
abstract = "As a switch architecture of the AMC with switch throughput of 160 Gbit/s, we proposed an internal speed-up crossbar-type ATM switch architecture. This switch accommodates 10-Gbit/s cell streams from AHMs in order to guarantee the QoS of switched cells. A new high-speed arbitration algorithm using three buses on each output line, called the bidirectional arbiter, is used. This handles output contention about twice as fast as the conventional ring-arbiter and has the same fairness function. This increases the switch throughput to 160 Gbit/s efficiently. By combining our high-speed switch and AHMs, we should be able to make a sub-terabit/s ATM switching system for the future Broadband ISDN network.",
author = "Kouichi Genda and Yukihiro Doi and Kenichi Endo and Naoaki Yamanaka",
year = "1996",
language = "English",
volume = "45",
pages = "847--853",
journal = "NTT R and D",
issn = "0915-2326",
publisher = "Telecommunications Association",
number = "9",

}

TY - JOUR

T1 - A very high-speed ATM switch architecture using internal speed-up technique

AU - Genda, Kouichi

AU - Doi, Yukihiro

AU - Endo, Kenichi

AU - Yamanaka, Naoaki

PY - 1996

Y1 - 1996

N2 - As a switch architecture of the AMC with switch throughput of 160 Gbit/s, we proposed an internal speed-up crossbar-type ATM switch architecture. This switch accommodates 10-Gbit/s cell streams from AHMs in order to guarantee the QoS of switched cells. A new high-speed arbitration algorithm using three buses on each output line, called the bidirectional arbiter, is used. This handles output contention about twice as fast as the conventional ring-arbiter and has the same fairness function. This increases the switch throughput to 160 Gbit/s efficiently. By combining our high-speed switch and AHMs, we should be able to make a sub-terabit/s ATM switching system for the future Broadband ISDN network.

AB - As a switch architecture of the AMC with switch throughput of 160 Gbit/s, we proposed an internal speed-up crossbar-type ATM switch architecture. This switch accommodates 10-Gbit/s cell streams from AHMs in order to guarantee the QoS of switched cells. A new high-speed arbitration algorithm using three buses on each output line, called the bidirectional arbiter, is used. This handles output contention about twice as fast as the conventional ring-arbiter and has the same fairness function. This increases the switch throughput to 160 Gbit/s efficiently. By combining our high-speed switch and AHMs, we should be able to make a sub-terabit/s ATM switching system for the future Broadband ISDN network.

UR - http://www.scopus.com/inward/record.url?scp=5244280861&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=5244280861&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:5244280861

VL - 45

SP - 847

EP - 853

JO - NTT R and D

JF - NTT R and D

SN - 0915-2326

IS - 9

ER -