A wireless real-time on-chip bus trace system

Shusuke Kawai; Takayuki Ikari; Yutaka Takikawa; Hiroki Ishikuro; Tadahiro Kuroda

doi:10.1109/ASPDAC.2009.4796447

A wireless real-time on-chip bus trace system

Shusuke Kawai, Takayuki Ikari, Yutaka Takikawa, Hiroki Ishikuro, Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

1 Citation (Scopus)

Abstract

A 480Mb/s wireless real-time bus trace system with a pulse-based inductive coupling channel array was developed using a 0.25nm CMOS digital process. The size and pitch of the inductor array are determined by numerical calculation to optimize the tradeoff between the channel coupling, crosstalk, and alignment tolerance. A low-power quasi-synchronous system is proposed to obtain an enough timing margin for RX pulse detection under the presence of the clock skew.

Original language	English
Title of host publication	Proceedings of the ASP-DAC 2009
Subtitle of host publication	Asia and South Pacific Design Automation Conference 2009
Pages	91-92
Number of pages	2
DOIs	https://doi.org/10.1109/ASPDAC.2009.4796447
Publication status	Published - 2009 Apr 20
Event	Asia and South Pacific Design Automation Conference 2009, ASP-DAC 2009 - Yokohama, Japan Duration: 2009 Jan 19 → 2009 Jan 22

Publication series

Name	Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Other

Other	Asia and South Pacific Design Automation Conference 2009, ASP-DAC 2009
Country/Territory	Japan
City	Yokohama
Period	09/1/19 → 09/1/22

ASJC Scopus subject areas

Computer Science Applications
Computer Graphics and Computer-Aided Design
Electrical and Electronic Engineering

Access to Document

10.1109/ASPDAC.2009.4796447

Cite this

A wireless real-time on-chip bus trace system. / Kawai, Shusuke; Ikari, Takayuki; Takikawa, Yutaka et al.

Proceedings of the ASP-DAC 2009: Asia and South Pacific Design Automation Conference 2009. 2009. p. 91-92 4796447 (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Kawai, S, Ikari, T, Takikawa, Y, Ishikuro, H & Kuroda, T 2009, A wireless real-time on-chip bus trace system. in Proceedings of the ASP-DAC 2009: Asia and South Pacific Design Automation Conference 2009., 4796447, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 91-92, Asia and South Pacific Design Automation Conference 2009, ASP-DAC 2009, Yokohama, Japan, 09/1/19. https://doi.org/10.1109/ASPDAC.2009.4796447

@inproceedings{e30016eab9ce4262ab89e88dcfa199b9,

title = "A wireless real-time on-chip bus trace system",

abstract = "A 480Mb/s wireless real-time bus trace system with a pulse-based inductive coupling channel array was developed using a 0.25nm CMOS digital process. The size and pitch of the inductor array are determined by numerical calculation to optimize the tradeoff between the channel coupling, crosstalk, and alignment tolerance. A low-power quasi-synchronous system is proposed to obtain an enough timing margin for RX pulse detection under the presence of the clock skew.",

author = "Shusuke Kawai and Takayuki Ikari and Yutaka Takikawa and Hiroki Ishikuro and Tadahiro Kuroda",

year = "2009",

month = apr,

day = "20",

doi = "10.1109/ASPDAC.2009.4796447",

language = "English",

isbn = "9781424427482",

series = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

pages = "91--92",

booktitle = "Proceedings of the ASP-DAC 2009",

note = "Asia and South Pacific Design Automation Conference 2009, ASP-DAC 2009 ; Conference date: 19-01-2009 Through 22-01-2009",

}

TY - GEN

T1 - A wireless real-time on-chip bus trace system

AU - Kawai, Shusuke

AU - Ikari, Takayuki

AU - Takikawa, Yutaka

AU - Ishikuro, Hiroki

AU - Kuroda, Tadahiro

PY - 2009/4/20

Y1 - 2009/4/20

N2 - A 480Mb/s wireless real-time bus trace system with a pulse-based inductive coupling channel array was developed using a 0.25nm CMOS digital process. The size and pitch of the inductor array are determined by numerical calculation to optimize the tradeoff between the channel coupling, crosstalk, and alignment tolerance. A low-power quasi-synchronous system is proposed to obtain an enough timing margin for RX pulse detection under the presence of the clock skew.

AB - A 480Mb/s wireless real-time bus trace system with a pulse-based inductive coupling channel array was developed using a 0.25nm CMOS digital process. The size and pitch of the inductor array are determined by numerical calculation to optimize the tradeoff between the channel coupling, crosstalk, and alignment tolerance. A low-power quasi-synchronous system is proposed to obtain an enough timing margin for RX pulse detection under the presence of the clock skew.

UR - http://www.scopus.com/inward/record.url?scp=78650761004&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78650761004&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2009.4796447

DO - 10.1109/ASPDAC.2009.4796447

M3 - Conference contribution

AN - SCOPUS:78650761004

SN - 9781424427482

T3 - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

SP - 91

EP - 92

BT - Proceedings of the ASP-DAC 2009

T2 - Asia and South Pacific Design Automation Conference 2009, ASP-DAC 2009

Y2 - 19 January 2009 through 22 January 2009

ER -

A wireless real-time on-chip bus trace system

Abstract

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this