Acceleration of Full-PIC Simulation on a CPU-FPGA Tightly Coupled Environment

Ryotaro Sakai; Naru Sugimoto; Hideharu Amano; Takaaki Miyajima; Naoyuki Fujita

doi:10.1109/MCSoC.2016.33

Acceleration of Full-PIC Simulation on a CPU-FPGA Tightly Coupled Environment

Ryotaro Sakai, Naru Sugimoto, Hideharu Amano, Takaaki Miyajima, Naoyuki Fujita

Department of Information and Computer Science

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

3 Citations (Scopus)

Abstract

Hall thruster is a sort of electric propulsion and has been studied in many research institutes. In the design process of Hall thruster, a numerical simulation called Full-PIC (Particle-In-Cell) method is used. Although this simulation provides high accurate result, it is known as a very time consuming job. In this paper, we present a study of acceleration of Full-PIC simulation on a CPU-FPGA tightly coupled environment. A high-load part is selected and off-loaded to an FPGA. Zynq-7000 and Vivado HLS are used for implementation. To optimize the implemented design, every target process was divided into some parts for pipelining and adjustment interval. Three off-loaded subroutines named "field-source", "particle-att-ion" and "particle-att-ele" achieved 8.53 times, 12.78 times and 14.95 times performance compared with the software execution, respectively. The total execution time of target part is sped up 5.17 times compared with Cortex-A9 667MHz in Zynq.

Original language	English
Title of host publication	Proceedings - IEEE 10th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	8-14
Number of pages	7
ISBN (Electronic)	9781509035304
DOIs	https://doi.org/10.1109/MCSoC.2016.33
Publication status	Published - 2016 Dec 5
Event	10th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016 - Lyon, France Duration: 2016 Sep 21 → 2016 Sep 23

Other

Other	10th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016
Country	France
City	Lyon
Period	16/9/21 → 16/9/23

Fingerprint

Keywords

FPGA
hall thruster
plasma simulation
Zynq

ASJC Scopus subject areas

Computer Networks and Communications
Hardware and Architecture

Cite this

Sakai, R., Sugimoto, N., Amano, H., Miyajima, T., & Fujita, N. (2016). Acceleration of Full-PIC Simulation on a CPU-FPGA Tightly Coupled Environment. In Proceedings - IEEE 10th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016 (pp. 8-14). [7774414] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/MCSoC.2016.33

Acceleration of Full-PIC Simulation on a CPU-FPGA Tightly Coupled Environment. / Sakai, Ryotaro; Sugimoto, Naru; Amano, Hideharu; Miyajima, Takaaki; Fujita, Naoyuki.

Proceedings - IEEE 10th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. p. 8-14 7774414.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Sakai, R, Sugimoto, N, Amano, H, Miyajima, T & Fujita, N 2016, Acceleration of Full-PIC Simulation on a CPU-FPGA Tightly Coupled Environment. in Proceedings - IEEE 10th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016., 7774414, Institute of Electrical and Electronics Engineers Inc., pp. 8-14, 10th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016, Lyon, France, 16/9/21. https://doi.org/10.1109/MCSoC.2016.33

@inproceedings{4674241cd1224ce1b0c3b1c31e2e613f,

title = "Acceleration of Full-PIC Simulation on a CPU-FPGA Tightly Coupled Environment",

abstract = "Hall thruster is a sort of electric propulsion and has been studied in many research institutes. In the design process of Hall thruster, a numerical simulation called Full-PIC (Particle-In-Cell) method is used. Although this simulation provides high accurate result, it is known as a very time consuming job. In this paper, we present a study of acceleration of Full-PIC simulation on a CPU-FPGA tightly coupled environment. A high-load part is selected and off-loaded to an FPGA. Zynq-7000 and Vivado HLS are used for implementation. To optimize the implemented design, every target process was divided into some parts for pipelining and adjustment interval. Three off-loaded subroutines named {"}field-source{"}, {"}particle-att-ion{"} and {"}particle-att-ele{"} achieved 8.53 times, 12.78 times and 14.95 times performance compared with the software execution, respectively. The total execution time of target part is sped up 5.17 times compared with Cortex-A9 667MHz in Zynq.",

keywords = "FPGA, hall thruster, plasma simulation, Zynq",

author = "Ryotaro Sakai and Naru Sugimoto and Hideharu Amano and Takaaki Miyajima and Naoyuki Fujita",

year = "2016",

month = dec

day = "5",

doi = "10.1109/MCSoC.2016.33",

language = "English",

pages = "8--14",

booktitle = "Proceedings - IEEE 10th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

note = "10th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016 ; Conference date: 21-09-2016 Through 23-09-2016",

}

TY - GEN

T1 - Acceleration of Full-PIC Simulation on a CPU-FPGA Tightly Coupled Environment

AU - Sakai, Ryotaro

AU - Sugimoto, Naru

AU - Amano, Hideharu

AU - Miyajima, Takaaki

AU - Fujita, Naoyuki

PY - 2016/12/5

Y1 - 2016/12/5

N2 - Hall thruster is a sort of electric propulsion and has been studied in many research institutes. In the design process of Hall thruster, a numerical simulation called Full-PIC (Particle-In-Cell) method is used. Although this simulation provides high accurate result, it is known as a very time consuming job. In this paper, we present a study of acceleration of Full-PIC simulation on a CPU-FPGA tightly coupled environment. A high-load part is selected and off-loaded to an FPGA. Zynq-7000 and Vivado HLS are used for implementation. To optimize the implemented design, every target process was divided into some parts for pipelining and adjustment interval. Three off-loaded subroutines named "field-source", "particle-att-ion" and "particle-att-ele" achieved 8.53 times, 12.78 times and 14.95 times performance compared with the software execution, respectively. The total execution time of target part is sped up 5.17 times compared with Cortex-A9 667MHz in Zynq.

AB - Hall thruster is a sort of electric propulsion and has been studied in many research institutes. In the design process of Hall thruster, a numerical simulation called Full-PIC (Particle-In-Cell) method is used. Although this simulation provides high accurate result, it is known as a very time consuming job. In this paper, we present a study of acceleration of Full-PIC simulation on a CPU-FPGA tightly coupled environment. A high-load part is selected and off-loaded to an FPGA. Zynq-7000 and Vivado HLS are used for implementation. To optimize the implemented design, every target process was divided into some parts for pipelining and adjustment interval. Three off-loaded subroutines named "field-source", "particle-att-ion" and "particle-att-ele" achieved 8.53 times, 12.78 times and 14.95 times performance compared with the software execution, respectively. The total execution time of target part is sped up 5.17 times compared with Cortex-A9 667MHz in Zynq.

KW - FPGA

KW - hall thruster

KW - plasma simulation

KW - Zynq

UR - http://www.scopus.com/inward/record.url?scp=85010402657&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010402657&partnerID=8YFLogxK

U2 - 10.1109/MCSoC.2016.33

DO - 10.1109/MCSoC.2016.33

M3 - Conference contribution

AN - SCOPUS:85010402657

SP - 8

EP - 14

BT - Proceedings - IEEE 10th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 10th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2016

Y2 - 21 September 2016 through 23 September 2016

ER -

Access to Document

10.1109/MCSoC.2016.33