Accelerator-in-switch

A framework for tightly coupled switching hub and an accelerator with FPGA

Chiharu Tsuruta, Takahiro Kaneda, Naoki Nishikawa, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

Accelerator-in-Switch (AiS) is a framework for building an accelerator logic tightly coupled with a switching hub in a single FPGA for high performance computation with heterogeneous environment with CPUs and GPUs. AiS is implemented on a partial reconfigurable region of an FPGA whose permanent region is used for a switching hub. A port of the switching hub is connected to the registers and local memory of AiS directly. AiS has a standard interface for a standard bus (Avalon MM bus, here) to exchange data between on-board DDR SDRAM and the local memory, and various types of accelerators can be implemented just by providing such an interface. The data input and output are performed with the DMA controller inside the switching hub with the shared memory model between host CPUs and GPUs. We implemented two example accelerators: a reduction calculator for a radiation transfer equations solver (RED) and LET generator for N-body simulation (LET) were implemented as the AiS on PEACH3, a switching hub for a PCIe direct interconnection network with Altera's Stratix V. The use of partial reconfiguration makes it possible to switch multiple accelerators without stopping the switching hub. As a result, we reduced the time for place&route of an accelerator by 47% compared to the case of the design combining the accelerator into the switching hub.

Original languageEnglish
Title of host publication2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9789090304281
DOIs
Publication statusPublished - 2017 Oct 2
Event27th International Conference on Field Programmable Logic and Applications, FPL 2017 - Gent, Belgium
Duration: 2017 Sep 42017 Sep 6

Other

Other27th International Conference on Field Programmable Logic and Applications, FPL 2017
CountryBelgium
CityGent
Period17/9/417/9/6

Fingerprint

Particle accelerators
Field programmable gate arrays (FPGA)
Switches
Data storage equipment
Program processors
Electronic data interchange
Dynamic mechanical analysis
Radiation
Controllers

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Computer Science Applications
  • Hardware and Architecture
  • Software

Cite this

Tsuruta, C., Kaneda, T., Nishikawa, N., & Amano, H. (2017). Accelerator-in-switch: A framework for tightly coupled switching hub and an accelerator with FPGA. In 2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017 [8056846] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.23919/FPL.2017.8056846

Accelerator-in-switch : A framework for tightly coupled switching hub and an accelerator with FPGA. / Tsuruta, Chiharu; Kaneda, Takahiro; Nishikawa, Naoki; Amano, Hideharu.

2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017. Institute of Electrical and Electronics Engineers Inc., 2017. 8056846.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Tsuruta, C, Kaneda, T, Nishikawa, N & Amano, H 2017, Accelerator-in-switch: A framework for tightly coupled switching hub and an accelerator with FPGA. in 2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017., 8056846, Institute of Electrical and Electronics Engineers Inc., 27th International Conference on Field Programmable Logic and Applications, FPL 2017, Gent, Belgium, 17/9/4. https://doi.org/10.23919/FPL.2017.8056846
Tsuruta C, Kaneda T, Nishikawa N, Amano H. Accelerator-in-switch: A framework for tightly coupled switching hub and an accelerator with FPGA. In 2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017. Institute of Electrical and Electronics Engineers Inc. 2017. 8056846 https://doi.org/10.23919/FPL.2017.8056846
Tsuruta, Chiharu ; Kaneda, Takahiro ; Nishikawa, Naoki ; Amano, Hideharu. / Accelerator-in-switch : A framework for tightly coupled switching hub and an accelerator with FPGA. 2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017. Institute of Electrical and Electronics Engineers Inc., 2017.
@inproceedings{c4ce2daa8e8c4533892435c1cacfa996,
title = "Accelerator-in-switch: A framework for tightly coupled switching hub and an accelerator with FPGA",
abstract = "Accelerator-in-Switch (AiS) is a framework for building an accelerator logic tightly coupled with a switching hub in a single FPGA for high performance computation with heterogeneous environment with CPUs and GPUs. AiS is implemented on a partial reconfigurable region of an FPGA whose permanent region is used for a switching hub. A port of the switching hub is connected to the registers and local memory of AiS directly. AiS has a standard interface for a standard bus (Avalon MM bus, here) to exchange data between on-board DDR SDRAM and the local memory, and various types of accelerators can be implemented just by providing such an interface. The data input and output are performed with the DMA controller inside the switching hub with the shared memory model between host CPUs and GPUs. We implemented two example accelerators: a reduction calculator for a radiation transfer equations solver (RED) and LET generator for N-body simulation (LET) were implemented as the AiS on PEACH3, a switching hub for a PCIe direct interconnection network with Altera's Stratix V. The use of partial reconfiguration makes it possible to switch multiple accelerators without stopping the switching hub. As a result, we reduced the time for place&route of an accelerator by 47{\%} compared to the case of the design combining the accelerator into the switching hub.",
author = "Chiharu Tsuruta and Takahiro Kaneda and Naoki Nishikawa and Hideharu Amano",
year = "2017",
month = "10",
day = "2",
doi = "10.23919/FPL.2017.8056846",
language = "English",
booktitle = "2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Accelerator-in-switch

T2 - A framework for tightly coupled switching hub and an accelerator with FPGA

AU - Tsuruta, Chiharu

AU - Kaneda, Takahiro

AU - Nishikawa, Naoki

AU - Amano, Hideharu

PY - 2017/10/2

Y1 - 2017/10/2

N2 - Accelerator-in-Switch (AiS) is a framework for building an accelerator logic tightly coupled with a switching hub in a single FPGA for high performance computation with heterogeneous environment with CPUs and GPUs. AiS is implemented on a partial reconfigurable region of an FPGA whose permanent region is used for a switching hub. A port of the switching hub is connected to the registers and local memory of AiS directly. AiS has a standard interface for a standard bus (Avalon MM bus, here) to exchange data between on-board DDR SDRAM and the local memory, and various types of accelerators can be implemented just by providing such an interface. The data input and output are performed with the DMA controller inside the switching hub with the shared memory model between host CPUs and GPUs. We implemented two example accelerators: a reduction calculator for a radiation transfer equations solver (RED) and LET generator for N-body simulation (LET) were implemented as the AiS on PEACH3, a switching hub for a PCIe direct interconnection network with Altera's Stratix V. The use of partial reconfiguration makes it possible to switch multiple accelerators without stopping the switching hub. As a result, we reduced the time for place&route of an accelerator by 47% compared to the case of the design combining the accelerator into the switching hub.

AB - Accelerator-in-Switch (AiS) is a framework for building an accelerator logic tightly coupled with a switching hub in a single FPGA for high performance computation with heterogeneous environment with CPUs and GPUs. AiS is implemented on a partial reconfigurable region of an FPGA whose permanent region is used for a switching hub. A port of the switching hub is connected to the registers and local memory of AiS directly. AiS has a standard interface for a standard bus (Avalon MM bus, here) to exchange data between on-board DDR SDRAM and the local memory, and various types of accelerators can be implemented just by providing such an interface. The data input and output are performed with the DMA controller inside the switching hub with the shared memory model between host CPUs and GPUs. We implemented two example accelerators: a reduction calculator for a radiation transfer equations solver (RED) and LET generator for N-body simulation (LET) were implemented as the AiS on PEACH3, a switching hub for a PCIe direct interconnection network with Altera's Stratix V. The use of partial reconfiguration makes it possible to switch multiple accelerators without stopping the switching hub. As a result, we reduced the time for place&route of an accelerator by 47% compared to the case of the design combining the accelerator into the switching hub.

UR - http://www.scopus.com/inward/record.url?scp=85034440849&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85034440849&partnerID=8YFLogxK

U2 - 10.23919/FPL.2017.8056846

DO - 10.23919/FPL.2017.8056846

M3 - Conference contribution

BT - 2017 27th International Conference on Field Programmable Logic and Applications, FPL 2017

PB - Institute of Electrical and Electronics Engineers Inc.

ER -