Adaptive body bias control scheme for ultra low-power network-on-chip systems

Akram Ben Ahmed, Hayate Okuhara, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Over the past decade, the power consumption has been one of the main design challenges in Network-on-Chips (NoCs) as it significantly defines the performance of a given Chip-Multiprocessor (CMP). Body bias control is one of the solutions that provide an efficient trade-off between leakage power and performance. However, employing such a method is not straightforward since several factors should be taken into consideration, especially when adaptively implemented on-chip. In this paper, we propose a new router design and on-chip body bias control mechanism to adaptively control the body bias voltages supply in ultra low-power NoC systems. With the help of a light-weight monitoring circuit, the proposed router predicts the traffic load at each input-port and accordingly adjusts its pipeline depth in a fine-grained fashion. To satisfy the timing constraints, the router adaptively supplies each one of its input-ports with the appropriate body bias voltages to either boost the performance or to reduce the leakage power at the standby state. The evaluation results, using the SOTB 65nm Fully Depleted Silicon On Insulator (FD-SOI) technology, shows the ability of the proposed router in reducing both dynamic and static energies. When compared to two fixed-pipeline baseline routers (3-stages and 2-stages), the total energy reduction could reach up to 67% and 59%, respectively. At the same time, a reasonable performance tendency can be obtained with less than 6% area overhead.

Original languageEnglish
Title of host publicationProceedings - 2018 IEEE 12th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages146-153
Number of pages8
ISBN (Electronic)9781538666890
DOIs
Publication statusPublished - 2018 Nov 16
Event12th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018 - Hanoi, Viet Nam
Duration: 2018 Sep 122018 Sep 14

Other

Other12th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018
CountryViet Nam
CityHanoi
Period18/9/1218/9/14

Fingerprint

Routers
Bias voltage
Pipelines
Silicon on insulator technology
Leakage (fluid)
Electric power utilization
Network-on-chip
Networks (circuits)
Monitoring

Keywords

  • Adaptive
  • Architecture
  • Body bias Control
  • Networks-on-Chip
  • Ultra Low-power

ASJC Scopus subject areas

  • Hardware and Architecture
  • Control and Systems Engineering

Cite this

Ben Ahmed, A., Okuhara, H., Matsutani, H., Koibuchi, M., & Amano, H. (2018). Adaptive body bias control scheme for ultra low-power network-on-chip systems. In Proceedings - 2018 IEEE 12th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018 (pp. 146-153). [8540227] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/MCSoC2018.2018.00034

Adaptive body bias control scheme for ultra low-power network-on-chip systems. / Ben Ahmed, Akram; Okuhara, Hayate; Matsutani, Hiroki; Koibuchi, Michihiro; Amano, Hideharu.

Proceedings - 2018 IEEE 12th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018. Institute of Electrical and Electronics Engineers Inc., 2018. p. 146-153 8540227.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ben Ahmed, A, Okuhara, H, Matsutani, H, Koibuchi, M & Amano, H 2018, Adaptive body bias control scheme for ultra low-power network-on-chip systems. in Proceedings - 2018 IEEE 12th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018., 8540227, Institute of Electrical and Electronics Engineers Inc., pp. 146-153, 12th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018, Hanoi, Viet Nam, 18/9/12. https://doi.org/10.1109/MCSoC2018.2018.00034
Ben Ahmed A, Okuhara H, Matsutani H, Koibuchi M, Amano H. Adaptive body bias control scheme for ultra low-power network-on-chip systems. In Proceedings - 2018 IEEE 12th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018. Institute of Electrical and Electronics Engineers Inc. 2018. p. 146-153. 8540227 https://doi.org/10.1109/MCSoC2018.2018.00034
Ben Ahmed, Akram ; Okuhara, Hayate ; Matsutani, Hiroki ; Koibuchi, Michihiro ; Amano, Hideharu. / Adaptive body bias control scheme for ultra low-power network-on-chip systems. Proceedings - 2018 IEEE 12th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018. Institute of Electrical and Electronics Engineers Inc., 2018. pp. 146-153
@inproceedings{ed3c93846c844814a96032369248dd89,
title = "Adaptive body bias control scheme for ultra low-power network-on-chip systems",
abstract = "Over the past decade, the power consumption has been one of the main design challenges in Network-on-Chips (NoCs) as it significantly defines the performance of a given Chip-Multiprocessor (CMP). Body bias control is one of the solutions that provide an efficient trade-off between leakage power and performance. However, employing such a method is not straightforward since several factors should be taken into consideration, especially when adaptively implemented on-chip. In this paper, we propose a new router design and on-chip body bias control mechanism to adaptively control the body bias voltages supply in ultra low-power NoC systems. With the help of a light-weight monitoring circuit, the proposed router predicts the traffic load at each input-port and accordingly adjusts its pipeline depth in a fine-grained fashion. To satisfy the timing constraints, the router adaptively supplies each one of its input-ports with the appropriate body bias voltages to either boost the performance or to reduce the leakage power at the standby state. The evaluation results, using the SOTB 65nm Fully Depleted Silicon On Insulator (FD-SOI) technology, shows the ability of the proposed router in reducing both dynamic and static energies. When compared to two fixed-pipeline baseline routers (3-stages and 2-stages), the total energy reduction could reach up to 67{\%} and 59{\%}, respectively. At the same time, a reasonable performance tendency can be obtained with less than 6{\%} area overhead.",
keywords = "Adaptive, Architecture, Body bias Control, Networks-on-Chip, Ultra Low-power",
author = "{Ben Ahmed}, Akram and Hayate Okuhara and Hiroki Matsutani and Michihiro Koibuchi and Hideharu Amano",
year = "2018",
month = "11",
day = "16",
doi = "10.1109/MCSoC2018.2018.00034",
language = "English",
pages = "146--153",
booktitle = "Proceedings - 2018 IEEE 12th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Adaptive body bias control scheme for ultra low-power network-on-chip systems

AU - Ben Ahmed, Akram

AU - Okuhara, Hayate

AU - Matsutani, Hiroki

AU - Koibuchi, Michihiro

AU - Amano, Hideharu

PY - 2018/11/16

Y1 - 2018/11/16

N2 - Over the past decade, the power consumption has been one of the main design challenges in Network-on-Chips (NoCs) as it significantly defines the performance of a given Chip-Multiprocessor (CMP). Body bias control is one of the solutions that provide an efficient trade-off between leakage power and performance. However, employing such a method is not straightforward since several factors should be taken into consideration, especially when adaptively implemented on-chip. In this paper, we propose a new router design and on-chip body bias control mechanism to adaptively control the body bias voltages supply in ultra low-power NoC systems. With the help of a light-weight monitoring circuit, the proposed router predicts the traffic load at each input-port and accordingly adjusts its pipeline depth in a fine-grained fashion. To satisfy the timing constraints, the router adaptively supplies each one of its input-ports with the appropriate body bias voltages to either boost the performance or to reduce the leakage power at the standby state. The evaluation results, using the SOTB 65nm Fully Depleted Silicon On Insulator (FD-SOI) technology, shows the ability of the proposed router in reducing both dynamic and static energies. When compared to two fixed-pipeline baseline routers (3-stages and 2-stages), the total energy reduction could reach up to 67% and 59%, respectively. At the same time, a reasonable performance tendency can be obtained with less than 6% area overhead.

AB - Over the past decade, the power consumption has been one of the main design challenges in Network-on-Chips (NoCs) as it significantly defines the performance of a given Chip-Multiprocessor (CMP). Body bias control is one of the solutions that provide an efficient trade-off between leakage power and performance. However, employing such a method is not straightforward since several factors should be taken into consideration, especially when adaptively implemented on-chip. In this paper, we propose a new router design and on-chip body bias control mechanism to adaptively control the body bias voltages supply in ultra low-power NoC systems. With the help of a light-weight monitoring circuit, the proposed router predicts the traffic load at each input-port and accordingly adjusts its pipeline depth in a fine-grained fashion. To satisfy the timing constraints, the router adaptively supplies each one of its input-ports with the appropriate body bias voltages to either boost the performance or to reduce the leakage power at the standby state. The evaluation results, using the SOTB 65nm Fully Depleted Silicon On Insulator (FD-SOI) technology, shows the ability of the proposed router in reducing both dynamic and static energies. When compared to two fixed-pipeline baseline routers (3-stages and 2-stages), the total energy reduction could reach up to 67% and 59%, respectively. At the same time, a reasonable performance tendency can be obtained with less than 6% area overhead.

KW - Adaptive

KW - Architecture

KW - Body bias Control

KW - Networks-on-Chip

KW - Ultra Low-power

UR - http://www.scopus.com/inward/record.url?scp=85059780513&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85059780513&partnerID=8YFLogxK

U2 - 10.1109/MCSoC2018.2018.00034

DO - 10.1109/MCSoC2018.2018.00034

M3 - Conference contribution

AN - SCOPUS:85059780513

SP - 146

EP - 153

BT - Proceedings - 2018 IEEE 12th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018

PB - Institute of Electrical and Electronics Engineers Inc.

ER -