Advanced ATM switching system hardware technology using MCM-D, stacking RAM micro-processor module

Naoaki Yamanaka, Tomoaki Kawamura, Katsumi Kaizu, Akio Harada

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper describes newly developed advanced ATM switching system hardware structures based on MCM-D micro-processor modules. The Si-Substrate MCM-D technology which integrates micro-processor, interface control and peripheral control custom VLSIs, high-speed S-RAMs, and FPGAs (Field Programmable Gate Arrays) is employed. An MCM-D micro-processor module is realized by combining a Motorola 68030, high-performance ASICs, and high-speed S-RAM caches. This is made possible by high density packaging and high-speed 4M-byte with parity cache using 25 ns access to 4-Mbit of S-RAM memory. The MCM employs 12 S-RAMs, possible with the stacked RAM technique, to reduce the module size by 7/8 compared to conventional surface mounting modules. This micro-processor module technology and MCM technology will advance the development of practical B-ISDN ATM switching systems.

Original languageEnglish
Title of host publicationProceedings - Electronic Components and Technology Conference
PublisherIEEE
Pages884-888
Number of pages5
Publication statusPublished - 1998
Externally publishedYes
EventProceedings of the 1998 48th Electronic Components & Technology Conference - Seattle, WA, USA
Duration: 1998 May 251998 May 28

Other

OtherProceedings of the 1998 48th Electronic Components & Technology Conference
CitySeattle, WA, USA
Period98/5/2598/5/28

Fingerprint

Switching systems
Automatic teller machines
Random access storage
Multicarrier modulation
Computer hardware
Voice/data communication systems
Application specific integrated circuits
Mountings
Field programmable gate arrays (FPGA)
Packaging
Data storage equipment
Substrates

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Yamanaka, N., Kawamura, T., Kaizu, K., & Harada, A. (1998). Advanced ATM switching system hardware technology using MCM-D, stacking RAM micro-processor module. In Proceedings - Electronic Components and Technology Conference (pp. 884-888). IEEE.

Advanced ATM switching system hardware technology using MCM-D, stacking RAM micro-processor module. / Yamanaka, Naoaki; Kawamura, Tomoaki; Kaizu, Katsumi; Harada, Akio.

Proceedings - Electronic Components and Technology Conference. IEEE, 1998. p. 884-888.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yamanaka, N, Kawamura, T, Kaizu, K & Harada, A 1998, Advanced ATM switching system hardware technology using MCM-D, stacking RAM micro-processor module. in Proceedings - Electronic Components and Technology Conference. IEEE, pp. 884-888, Proceedings of the 1998 48th Electronic Components & Technology Conference, Seattle, WA, USA, 98/5/25.
Yamanaka N, Kawamura T, Kaizu K, Harada A. Advanced ATM switching system hardware technology using MCM-D, stacking RAM micro-processor module. In Proceedings - Electronic Components and Technology Conference. IEEE. 1998. p. 884-888
Yamanaka, Naoaki ; Kawamura, Tomoaki ; Kaizu, Katsumi ; Harada, Akio. / Advanced ATM switching system hardware technology using MCM-D, stacking RAM micro-processor module. Proceedings - Electronic Components and Technology Conference. IEEE, 1998. pp. 884-888
@inproceedings{55fc31fc9b1f44c0829de8353e59bcc8,
title = "Advanced ATM switching system hardware technology using MCM-D, stacking RAM micro-processor module",
abstract = "This paper describes newly developed advanced ATM switching system hardware structures based on MCM-D micro-processor modules. The Si-Substrate MCM-D technology which integrates micro-processor, interface control and peripheral control custom VLSIs, high-speed S-RAMs, and FPGAs (Field Programmable Gate Arrays) is employed. An MCM-D micro-processor module is realized by combining a Motorola 68030, high-performance ASICs, and high-speed S-RAM caches. This is made possible by high density packaging and high-speed 4M-byte with parity cache using 25 ns access to 4-Mbit of S-RAM memory. The MCM employs 12 S-RAMs, possible with the stacked RAM technique, to reduce the module size by 7/8 compared to conventional surface mounting modules. This micro-processor module technology and MCM technology will advance the development of practical B-ISDN ATM switching systems.",
author = "Naoaki Yamanaka and Tomoaki Kawamura and Katsumi Kaizu and Akio Harada",
year = "1998",
language = "English",
pages = "884--888",
booktitle = "Proceedings - Electronic Components and Technology Conference",
publisher = "IEEE",

}

TY - GEN

T1 - Advanced ATM switching system hardware technology using MCM-D, stacking RAM micro-processor module

AU - Yamanaka, Naoaki

AU - Kawamura, Tomoaki

AU - Kaizu, Katsumi

AU - Harada, Akio

PY - 1998

Y1 - 1998

N2 - This paper describes newly developed advanced ATM switching system hardware structures based on MCM-D micro-processor modules. The Si-Substrate MCM-D technology which integrates micro-processor, interface control and peripheral control custom VLSIs, high-speed S-RAMs, and FPGAs (Field Programmable Gate Arrays) is employed. An MCM-D micro-processor module is realized by combining a Motorola 68030, high-performance ASICs, and high-speed S-RAM caches. This is made possible by high density packaging and high-speed 4M-byte with parity cache using 25 ns access to 4-Mbit of S-RAM memory. The MCM employs 12 S-RAMs, possible with the stacked RAM technique, to reduce the module size by 7/8 compared to conventional surface mounting modules. This micro-processor module technology and MCM technology will advance the development of practical B-ISDN ATM switching systems.

AB - This paper describes newly developed advanced ATM switching system hardware structures based on MCM-D micro-processor modules. The Si-Substrate MCM-D technology which integrates micro-processor, interface control and peripheral control custom VLSIs, high-speed S-RAMs, and FPGAs (Field Programmable Gate Arrays) is employed. An MCM-D micro-processor module is realized by combining a Motorola 68030, high-performance ASICs, and high-speed S-RAM caches. This is made possible by high density packaging and high-speed 4M-byte with parity cache using 25 ns access to 4-Mbit of S-RAM memory. The MCM employs 12 S-RAMs, possible with the stacked RAM technique, to reduce the module size by 7/8 compared to conventional surface mounting modules. This micro-processor module technology and MCM technology will advance the development of practical B-ISDN ATM switching systems.

UR - http://www.scopus.com/inward/record.url?scp=0031631131&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0031631131&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0031631131

SP - 884

EP - 888

BT - Proceedings - Electronic Components and Technology Conference

PB - IEEE

ER -