Advanced ATM switching system line interface hardware technologies based on MCM-D integrated with ASIC and S-RAMS

Naoaki Yamanaka, Tomoaki Kawamura, Katsumi Kaizu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

This paper describes newly developed advanced ATM switching system hardware structures. They are based on the Si-Substrate MCM-D technology which integrates ASIC custom VLSIs, high-speed S-RAMs and FPGAs (Field Programmable Gate Arrays). The MCM-D module realizes the ATM layer function by combining a high-performance ASIC with high-speed S-RAM cache. This is made possible by high density packaging and high-speed (20 ns) access to 1-Mbit of memory. The MCM employs 8 S-RAMs, possible with the stacked RAM technique, to reduce module size. This sub-module technology and MCM technology will advance the development of practical B-ISDN ATM switching systems.

Original languageEnglish
Title of host publicationProceedings of the IEEE/CPMT International Electronic Manufacturing Technology (IEMT) Symposium
PublisherIEEE
Pages286-289
Number of pages4
Publication statusPublished - 1997
Externally publishedYes
EventProceedings of the 1997 IEEE/CPMT 20th International Electronic Manufacturing Symposium - Tokyo, Jpn
Duration: 1997 Apr 161997 Apr 18

Other

OtherProceedings of the 1997 IEEE/CPMT 20th International Electronic Manufacturing Symposium
CityTokyo, Jpn
Period97/4/1697/4/18

Fingerprint

Switching systems
Automatic teller machines
Random access storage
Multicarrier modulation
Application specific integrated circuits
Computer hardware
Interfaces (computer)
Voice/data communication systems
Field programmable gate arrays (FPGA)
Packaging
Data storage equipment
Substrates

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Yamanaka, N., Kawamura, T., & Kaizu, K. (1997). Advanced ATM switching system line interface hardware technologies based on MCM-D integrated with ASIC and S-RAMS. In Proceedings of the IEEE/CPMT International Electronic Manufacturing Technology (IEMT) Symposium (pp. 286-289). IEEE.

Advanced ATM switching system line interface hardware technologies based on MCM-D integrated with ASIC and S-RAMS. / Yamanaka, Naoaki; Kawamura, Tomoaki; Kaizu, Katsumi.

Proceedings of the IEEE/CPMT International Electronic Manufacturing Technology (IEMT) Symposium. IEEE, 1997. p. 286-289.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yamanaka, N, Kawamura, T & Kaizu, K 1997, Advanced ATM switching system line interface hardware technologies based on MCM-D integrated with ASIC and S-RAMS. in Proceedings of the IEEE/CPMT International Electronic Manufacturing Technology (IEMT) Symposium. IEEE, pp. 286-289, Proceedings of the 1997 IEEE/CPMT 20th International Electronic Manufacturing Symposium, Tokyo, Jpn, 97/4/16.
Yamanaka N, Kawamura T, Kaizu K. Advanced ATM switching system line interface hardware technologies based on MCM-D integrated with ASIC and S-RAMS. In Proceedings of the IEEE/CPMT International Electronic Manufacturing Technology (IEMT) Symposium. IEEE. 1997. p. 286-289
Yamanaka, Naoaki ; Kawamura, Tomoaki ; Kaizu, Katsumi. / Advanced ATM switching system line interface hardware technologies based on MCM-D integrated with ASIC and S-RAMS. Proceedings of the IEEE/CPMT International Electronic Manufacturing Technology (IEMT) Symposium. IEEE, 1997. pp. 286-289
@inproceedings{b6310e22c5d54a929502a241abfa5f05,
title = "Advanced ATM switching system line interface hardware technologies based on MCM-D integrated with ASIC and S-RAMS",
abstract = "This paper describes newly developed advanced ATM switching system hardware structures. They are based on the Si-Substrate MCM-D technology which integrates ASIC custom VLSIs, high-speed S-RAMs and FPGAs (Field Programmable Gate Arrays). The MCM-D module realizes the ATM layer function by combining a high-performance ASIC with high-speed S-RAM cache. This is made possible by high density packaging and high-speed (20 ns) access to 1-Mbit of memory. The MCM employs 8 S-RAMs, possible with the stacked RAM technique, to reduce module size. This sub-module technology and MCM technology will advance the development of practical B-ISDN ATM switching systems.",
author = "Naoaki Yamanaka and Tomoaki Kawamura and Katsumi Kaizu",
year = "1997",
language = "English",
pages = "286--289",
booktitle = "Proceedings of the IEEE/CPMT International Electronic Manufacturing Technology (IEMT) Symposium",
publisher = "IEEE",

}

TY - GEN

T1 - Advanced ATM switching system line interface hardware technologies based on MCM-D integrated with ASIC and S-RAMS

AU - Yamanaka, Naoaki

AU - Kawamura, Tomoaki

AU - Kaizu, Katsumi

PY - 1997

Y1 - 1997

N2 - This paper describes newly developed advanced ATM switching system hardware structures. They are based on the Si-Substrate MCM-D technology which integrates ASIC custom VLSIs, high-speed S-RAMs and FPGAs (Field Programmable Gate Arrays). The MCM-D module realizes the ATM layer function by combining a high-performance ASIC with high-speed S-RAM cache. This is made possible by high density packaging and high-speed (20 ns) access to 1-Mbit of memory. The MCM employs 8 S-RAMs, possible with the stacked RAM technique, to reduce module size. This sub-module technology and MCM technology will advance the development of practical B-ISDN ATM switching systems.

AB - This paper describes newly developed advanced ATM switching system hardware structures. They are based on the Si-Substrate MCM-D technology which integrates ASIC custom VLSIs, high-speed S-RAMs and FPGAs (Field Programmable Gate Arrays). The MCM-D module realizes the ATM layer function by combining a high-performance ASIC with high-speed S-RAM cache. This is made possible by high density packaging and high-speed (20 ns) access to 1-Mbit of memory. The MCM employs 8 S-RAMs, possible with the stacked RAM technique, to reduce module size. This sub-module technology and MCM technology will advance the development of practical B-ISDN ATM switching systems.

UR - http://www.scopus.com/inward/record.url?scp=0030711469&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030711469&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0030711469

SP - 286

EP - 289

BT - Proceedings of the IEEE/CPMT International Electronic Manufacturing Technology (IEMT) Symposium

PB - IEEE

ER -