Advantages of densely packed multi-wire transistors with planar gate structure fabricated on low-k buried insulator over planar silicon-on-insulator devices

Mizuki Ono, Ken Uchida, Tsutomu Tezuka

Research output: Contribution to journalArticle

Abstract

In this paper, electrical characteristics of densely packed multi wire transistors with a planar gate structure are systematically investigated using three-dimensional device simulations in terms of dependences of threshold voltage roll-off and current drivability on a channel width, height, and distance. The simulation results revealed that densely packed multi wire transistors with a planar gate structure have advantages over planar silicon-on-insulator (SOI) devices in terms of both threshold voltage roll-off characteristics and current drivability. It is shown that narrowing a width and lowering a height of channels are effective for improvement in both threshold voltage roll-off characteristics and current drivability and that shrinking a distance between channels is effective for improvement in current drivability although it degrades threshold voltage roll-off characteristics. It is also shown that lowering a dielectric constant of a buried insulator below wires is effective for improvement in both threshold voltage roll-off characteristics and current drivability of wire transistors.

Original languageEnglish
Pages (from-to)545051-545056
Number of pages6
JournalJapanese Journal of Applied Physics
Volume48
Issue number5
DOIs
Publication statusPublished - 2009 May
Externally publishedYes

Fingerprint

Threshold voltage
threshold voltage
Transistors
transistors
insulators
wire
Wire
Silicon
silicon
Permittivity
simulation
permittivity

ASJC Scopus subject areas

  • Engineering(all)
  • Physics and Astronomy(all)

Cite this

Advantages of densely packed multi-wire transistors with planar gate structure fabricated on low-k buried insulator over planar silicon-on-insulator devices. / Ono, Mizuki; Uchida, Ken; Tezuka, Tsutomu.

In: Japanese Journal of Applied Physics, Vol. 48, No. 5, 05.2009, p. 545051-545056.

Research output: Contribution to journalArticle

@article{691a9139943a4c6198833deb62a7e860,
title = "Advantages of densely packed multi-wire transistors with planar gate structure fabricated on low-k buried insulator over planar silicon-on-insulator devices",
abstract = "In this paper, electrical characteristics of densely packed multi wire transistors with a planar gate structure are systematically investigated using three-dimensional device simulations in terms of dependences of threshold voltage roll-off and current drivability on a channel width, height, and distance. The simulation results revealed that densely packed multi wire transistors with a planar gate structure have advantages over planar silicon-on-insulator (SOI) devices in terms of both threshold voltage roll-off characteristics and current drivability. It is shown that narrowing a width and lowering a height of channels are effective for improvement in both threshold voltage roll-off characteristics and current drivability and that shrinking a distance between channels is effective for improvement in current drivability although it degrades threshold voltage roll-off characteristics. It is also shown that lowering a dielectric constant of a buried insulator below wires is effective for improvement in both threshold voltage roll-off characteristics and current drivability of wire transistors.",
author = "Mizuki Ono and Ken Uchida and Tsutomu Tezuka",
year = "2009",
month = "5",
doi = "10.1143/JJAP.48.054505",
language = "English",
volume = "48",
pages = "545051--545056",
journal = "Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes",
issn = "0021-4922",
publisher = "Japan Society of Applied Physics",
number = "5",

}

TY - JOUR

T1 - Advantages of densely packed multi-wire transistors with planar gate structure fabricated on low-k buried insulator over planar silicon-on-insulator devices

AU - Ono, Mizuki

AU - Uchida, Ken

AU - Tezuka, Tsutomu

PY - 2009/5

Y1 - 2009/5

N2 - In this paper, electrical characteristics of densely packed multi wire transistors with a planar gate structure are systematically investigated using three-dimensional device simulations in terms of dependences of threshold voltage roll-off and current drivability on a channel width, height, and distance. The simulation results revealed that densely packed multi wire transistors with a planar gate structure have advantages over planar silicon-on-insulator (SOI) devices in terms of both threshold voltage roll-off characteristics and current drivability. It is shown that narrowing a width and lowering a height of channels are effective for improvement in both threshold voltage roll-off characteristics and current drivability and that shrinking a distance between channels is effective for improvement in current drivability although it degrades threshold voltage roll-off characteristics. It is also shown that lowering a dielectric constant of a buried insulator below wires is effective for improvement in both threshold voltage roll-off characteristics and current drivability of wire transistors.

AB - In this paper, electrical characteristics of densely packed multi wire transistors with a planar gate structure are systematically investigated using three-dimensional device simulations in terms of dependences of threshold voltage roll-off and current drivability on a channel width, height, and distance. The simulation results revealed that densely packed multi wire transistors with a planar gate structure have advantages over planar silicon-on-insulator (SOI) devices in terms of both threshold voltage roll-off characteristics and current drivability. It is shown that narrowing a width and lowering a height of channels are effective for improvement in both threshold voltage roll-off characteristics and current drivability and that shrinking a distance between channels is effective for improvement in current drivability although it degrades threshold voltage roll-off characteristics. It is also shown that lowering a dielectric constant of a buried insulator below wires is effective for improvement in both threshold voltage roll-off characteristics and current drivability of wire transistors.

UR - http://www.scopus.com/inward/record.url?scp=68349112717&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=68349112717&partnerID=8YFLogxK

U2 - 10.1143/JJAP.48.054505

DO - 10.1143/JJAP.48.054505

M3 - Article

AN - SCOPUS:68349112717

VL - 48

SP - 545051

EP - 545056

JO - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

JF - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

SN - 0021-4922

IS - 5

ER -