An 0.5V, 0.91pJ/bit, 1.1Gb/s/ch transceiver in 65nm CMOS for high-speed wireless proximity interface

Takeshi Matsubara, Isamu Hayashi, Abul Hasan Johari, Satoshi Kumaki, Kaoru Kohira, Tadahiro Kuroda, Hiroki Ishikuro

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    6 Citations (Scopus)

    Abstract

    This paper presents a pulse-based inductivecoupling transceiver in 65nm CMOS for high-speed wireless proximity communication. The transceiver operates at 0.5V supply voltage. A pulse bootstrap circuit and a common drain output stage enables transmitter to operate at ultralow voltage. In the receiver, a gain boosted common-gate amplifier is used to reduce the input impedance and suppress the ringing of received pulse signal. The data rate and energy efficiency are 1.1Gb/s/ch and 0.91pJ/bit, respectively at 0.5V supply voltage. The data rate can be increased to 1.7Gb/s/ch at 0.75V.

    Original languageEnglish
    Title of host publication2011 IEEE Radio and Wireless Week, RWW 2011 - 2011 IEEE Radio and Wireless Symposium, RWS 2011
    Pages74-77
    Number of pages4
    DOIs
    Publication statusPublished - 2011 Mar 31
    Event2011 IEEE Radio and Wireless Symposium, RWS 2011 - Phoenix, AZ, United States
    Duration: 2011 Jan 162011 Jan 19

    Publication series

    Name2011 IEEE Radio and Wireless Week, RWW 2011 - 2011 IEEE Radio and Wireless Symposium, RWS 2011

    Other

    Other2011 IEEE Radio and Wireless Symposium, RWS 2011
    Country/TerritoryUnited States
    CityPhoenix, AZ
    Period11/1/1611/1/19

    Keywords

    • Bootstrap
    • High speed interface
    • Inductive-coupling
    • Proximity communication
    • Ultra-low voltage

    ASJC Scopus subject areas

    • Computer Networks and Communications
    • Communication

    Fingerprint

    Dive into the research topics of 'An 0.5V, 0.91pJ/bit, 1.1Gb/s/ch transceiver in 65nm CMOS for high-speed wireless proximity interface'. Together they form a unique fingerprint.

    Cite this