An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator

Kentaro Yoshioka, Akira Shikata, Ryota Sekimoto, Tadahiro Kuroda, Hiroki Ishikuro

Research output: Chapter in Book/Report/Conference proceedingConference contribution

14 Citations (Scopus)

Abstract

An extremely low-voltage operating high speed and low power 2bit/step asynchronous SAR ADC is presented. Wide range dynamic threshold configuring comparator is proposed to enable power and area efficient 2bit/step operation. By configuring the comparator threshold by simple Vcm biased current sources, the ADC holds immunity against 10% power supply variation. The prototype ADC fabricated in 40nm CMOS achieved 44.3 dB SNDR with 6.14 MS/s at a single supply voltage of 0.5 V. The ADC achieved a peak FoM of 5.9fJ/conv-step at 0.4V and operates down to 0.35V.

Original languageEnglish
Title of host publication2012 Proceedings of the European Solid State Circuits Conference, ESSCIRC 2012
Pages381-384
Number of pages4
DOIs
Publication statusPublished - 2012 Dec 14
Event38th European Solid State Circuits Conference, ESSCIRC 2012 - Bordeaux, France
Duration: 2012 Sep 172012 Sep 21

Publication series

NameEuropean Solid-State Circuits Conference
ISSN (Print)1930-8833

Other

Other38th European Solid State Circuits Conference, ESSCIRC 2012
Country/TerritoryFrance
CityBordeaux
Period12/9/1712/9/21

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Fingerprint

Dive into the research topics of 'An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator'. Together they form a unique fingerprint.

Cite this