An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator

Kentaro Yoshioka, Akira Shikata, Ryota Sekimoto, Tadahiro Kuroda, Hiroki Ishikuro

Research output: Chapter in Book/Report/Conference proceedingConference contribution

10 Citations (Scopus)

Abstract

An extremely low-voltage operating high speed and low power 2bit/step asynchronous SAR ADC is presented. Wide range dynamic threshold configuring comparator is proposed to enable power and area efficient 2bit/step operation. By configuring the comparator threshold by simple Vcm biased current sources, the ADC holds immunity against 10% power supply variation. The prototype ADC fabricated in 40nm CMOS achieved 44.3 dB SNDR with 6.14 MS/s at a single supply voltage of 0.5 V. The ADC achieved a peak FoM of 5.9fJ/conv-step at 0.4V and operates down to 0.35V.

Original languageEnglish
Title of host publicationEuropean Solid-State Circuits Conference
Pages381-384
Number of pages4
DOIs
Publication statusPublished - 2012
Event38th European Solid State Circuits Conference, ESSCIRC 2012 - Bordeaux, France
Duration: 2012 Sep 172012 Sep 21

Other

Other38th European Solid State Circuits Conference, ESSCIRC 2012
CountryFrance
CityBordeaux
Period12/9/1712/9/21

Fingerprint

Electric potential

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Yoshioka, K., Shikata, A., Sekimoto, R., Kuroda, T., & Ishikuro, H. (2012). An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator. In European Solid-State Circuits Conference (pp. 381-384). [6341365] https://doi.org/10.1109/ESSCIRC.2012.6341365

An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator. / Yoshioka, Kentaro; Shikata, Akira; Sekimoto, Ryota; Kuroda, Tadahiro; Ishikuro, Hiroki.

European Solid-State Circuits Conference. 2012. p. 381-384 6341365.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yoshioka, K, Shikata, A, Sekimoto, R, Kuroda, T & Ishikuro, H 2012, An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator. in European Solid-State Circuits Conference., 6341365, pp. 381-384, 38th European Solid State Circuits Conference, ESSCIRC 2012, Bordeaux, France, 12/9/17. https://doi.org/10.1109/ESSCIRC.2012.6341365
Yoshioka K, Shikata A, Sekimoto R, Kuroda T, Ishikuro H. An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator. In European Solid-State Circuits Conference. 2012. p. 381-384. 6341365 https://doi.org/10.1109/ESSCIRC.2012.6341365
Yoshioka, Kentaro ; Shikata, Akira ; Sekimoto, Ryota ; Kuroda, Tadahiro ; Ishikuro, Hiroki. / An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator. European Solid-State Circuits Conference. 2012. pp. 381-384
@inproceedings{06914d1ffec642d4bd633045489c3744,
title = "An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator",
abstract = "An extremely low-voltage operating high speed and low power 2bit/step asynchronous SAR ADC is presented. Wide range dynamic threshold configuring comparator is proposed to enable power and area efficient 2bit/step operation. By configuring the comparator threshold by simple Vcm biased current sources, the ADC holds immunity against 10{\%} power supply variation. The prototype ADC fabricated in 40nm CMOS achieved 44.3 dB SNDR with 6.14 MS/s at a single supply voltage of 0.5 V. The ADC achieved a peak FoM of 5.9fJ/conv-step at 0.4V and operates down to 0.35V.",
author = "Kentaro Yoshioka and Akira Shikata and Ryota Sekimoto and Tadahiro Kuroda and Hiroki Ishikuro",
year = "2012",
doi = "10.1109/ESSCIRC.2012.6341365",
language = "English",
isbn = "9781467322126",
pages = "381--384",
booktitle = "European Solid-State Circuits Conference",

}

TY - GEN

T1 - An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator

AU - Yoshioka, Kentaro

AU - Shikata, Akira

AU - Sekimoto, Ryota

AU - Kuroda, Tadahiro

AU - Ishikuro, Hiroki

PY - 2012

Y1 - 2012

N2 - An extremely low-voltage operating high speed and low power 2bit/step asynchronous SAR ADC is presented. Wide range dynamic threshold configuring comparator is proposed to enable power and area efficient 2bit/step operation. By configuring the comparator threshold by simple Vcm biased current sources, the ADC holds immunity against 10% power supply variation. The prototype ADC fabricated in 40nm CMOS achieved 44.3 dB SNDR with 6.14 MS/s at a single supply voltage of 0.5 V. The ADC achieved a peak FoM of 5.9fJ/conv-step at 0.4V and operates down to 0.35V.

AB - An extremely low-voltage operating high speed and low power 2bit/step asynchronous SAR ADC is presented. Wide range dynamic threshold configuring comparator is proposed to enable power and area efficient 2bit/step operation. By configuring the comparator threshold by simple Vcm biased current sources, the ADC holds immunity against 10% power supply variation. The prototype ADC fabricated in 40nm CMOS achieved 44.3 dB SNDR with 6.14 MS/s at a single supply voltage of 0.5 V. The ADC achieved a peak FoM of 5.9fJ/conv-step at 0.4V and operates down to 0.35V.

UR - http://www.scopus.com/inward/record.url?scp=84870768440&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84870768440&partnerID=8YFLogxK

U2 - 10.1109/ESSCIRC.2012.6341365

DO - 10.1109/ESSCIRC.2012.6341365

M3 - Conference contribution

AN - SCOPUS:84870768440

SN - 9781467322126

SP - 381

EP - 384

BT - European Solid-State Circuits Conference

ER -