An extended XY coil for noise reduction in inductive-coupling link

Mitsuko Saito, Kazutaka Kasuga, Tsutomu Takeya, Noriyuki Miura, Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Citations (Scopus)

Abstract

Inductive-coupling link between stacked chips in a package communicates by using coils made by on-chip Interconnections. An XY-coil layout style allows logic interconnections to go through the coil, which significantly saves Interconnection resources consumed by the coil. However, the logic interconnections generate capacitive-coupling noise on the coil and degrade signal in the inductive-coupling link. In this paper, an extended XY coil with ground shields is presented for noise reduction. Simulation study shows that the noise voltage is reduced to 1/5 of the conventional XY coil. This noise reduction enables to reduce transmit power required for the same BER. Test-chip measurement in 0.18μm CMOS demonstrates that the transmit power at 1Gb/s with BER<10-12 is reduced by 60% compared to the conventional XY coil.

Original languageEnglish
Title of host publicationProceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009
Pages305-308
Number of pages4
DOIs
Publication statusPublished - 2009
Event2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009 - Taipei, Taiwan, Province of China
Duration: 2009 Nov 162009 Nov 18

Other

Other2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009
CountryTaiwan, Province of China
CityTaipei
Period09/11/1609/11/18

Fingerprint

Noise abatement
Acoustic noise
Electric potential

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Saito, M., Kasuga, K., Takeya, T., Miura, N., & Kuroda, T. (2009). An extended XY coil for noise reduction in inductive-coupling link. In Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009 (pp. 305-308). [5357248] https://doi.org/10.1109/ASSCC.2009.5357248

An extended XY coil for noise reduction in inductive-coupling link. / Saito, Mitsuko; Kasuga, Kazutaka; Takeya, Tsutomu; Miura, Noriyuki; Kuroda, Tadahiro.

Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009. 2009. p. 305-308 5357248.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Saito, M, Kasuga, K, Takeya, T, Miura, N & Kuroda, T 2009, An extended XY coil for noise reduction in inductive-coupling link. in Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009., 5357248, pp. 305-308, 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009, Taipei, Taiwan, Province of China, 09/11/16. https://doi.org/10.1109/ASSCC.2009.5357248
Saito M, Kasuga K, Takeya T, Miura N, Kuroda T. An extended XY coil for noise reduction in inductive-coupling link. In Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009. 2009. p. 305-308. 5357248 https://doi.org/10.1109/ASSCC.2009.5357248
Saito, Mitsuko ; Kasuga, Kazutaka ; Takeya, Tsutomu ; Miura, Noriyuki ; Kuroda, Tadahiro. / An extended XY coil for noise reduction in inductive-coupling link. Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009. 2009. pp. 305-308
@inproceedings{3c220fc981bc40c4bf441f7000d1ecb1,
title = "An extended XY coil for noise reduction in inductive-coupling link",
abstract = "Inductive-coupling link between stacked chips in a package communicates by using coils made by on-chip Interconnections. An XY-coil layout style allows logic interconnections to go through the coil, which significantly saves Interconnection resources consumed by the coil. However, the logic interconnections generate capacitive-coupling noise on the coil and degrade signal in the inductive-coupling link. In this paper, an extended XY coil with ground shields is presented for noise reduction. Simulation study shows that the noise voltage is reduced to 1/5 of the conventional XY coil. This noise reduction enables to reduce transmit power required for the same BER. Test-chip measurement in 0.18μm CMOS demonstrates that the transmit power at 1Gb/s with BER<10-12 is reduced by 60{\%} compared to the conventional XY coil.",
author = "Mitsuko Saito and Kazutaka Kasuga and Tsutomu Takeya and Noriyuki Miura and Tadahiro Kuroda",
year = "2009",
doi = "10.1109/ASSCC.2009.5357248",
language = "English",
isbn = "9781424444342",
pages = "305--308",
booktitle = "Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009",

}

TY - GEN

T1 - An extended XY coil for noise reduction in inductive-coupling link

AU - Saito, Mitsuko

AU - Kasuga, Kazutaka

AU - Takeya, Tsutomu

AU - Miura, Noriyuki

AU - Kuroda, Tadahiro

PY - 2009

Y1 - 2009

N2 - Inductive-coupling link between stacked chips in a package communicates by using coils made by on-chip Interconnections. An XY-coil layout style allows logic interconnections to go through the coil, which significantly saves Interconnection resources consumed by the coil. However, the logic interconnections generate capacitive-coupling noise on the coil and degrade signal in the inductive-coupling link. In this paper, an extended XY coil with ground shields is presented for noise reduction. Simulation study shows that the noise voltage is reduced to 1/5 of the conventional XY coil. This noise reduction enables to reduce transmit power required for the same BER. Test-chip measurement in 0.18μm CMOS demonstrates that the transmit power at 1Gb/s with BER<10-12 is reduced by 60% compared to the conventional XY coil.

AB - Inductive-coupling link between stacked chips in a package communicates by using coils made by on-chip Interconnections. An XY-coil layout style allows logic interconnections to go through the coil, which significantly saves Interconnection resources consumed by the coil. However, the logic interconnections generate capacitive-coupling noise on the coil and degrade signal in the inductive-coupling link. In this paper, an extended XY coil with ground shields is presented for noise reduction. Simulation study shows that the noise voltage is reduced to 1/5 of the conventional XY coil. This noise reduction enables to reduce transmit power required for the same BER. Test-chip measurement in 0.18μm CMOS demonstrates that the transmit power at 1Gb/s with BER<10-12 is reduced by 60% compared to the conventional XY coil.

UR - http://www.scopus.com/inward/record.url?scp=76249123824&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=76249123824&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2009.5357248

DO - 10.1109/ASSCC.2009.5357248

M3 - Conference contribution

AN - SCOPUS:76249123824

SN - 9781424444342

SP - 305

EP - 308

BT - Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009

ER -