Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect

Noriyuki Miura, Daisuke Mizoguchi, Takayasu Sakurai, Tadahiro Kuroda

Research output: Contribution to journalArticle

100 Citations (Scopus)

Abstract

A wireless bus for stacked chips was developed by "utilizing inductive coupling among them. This paper discusses inductor layout optimization and transceiver circuit design. The inductive coupling is analyzed by a simple equivalent circuit model, parameters of which are extracted by a magnetic field model based on the Biot-Savart law. Given communication distance, transmit power, data rate, and SNR budget, inductor layout size is minimized. Two receiver circuits, signal sensitive and yet noise immune, are designed for inductive nonreturn-to-zero (NRZ) signaling where no signal is transmitted when data remains the same. A test chip was fabricated in 0.35-μm CMOS technology. Accuracy of the models is verified. Bit-error rate is investigated for various inductor layouts and communication distance. The maximum data rate is 1.25 Gb/s/channel. Power dissipation is 43 m W in the transmitter and 2.6 mW in the receiver at 3.3 V. If chip thickness is reduced to 30 μm in 90-nm device generation, power dissipation will be 1 mW/channel or bandwidth will be 1 Tb/s/mm2.

Original languageEnglish
Pages (from-to)829-836
Number of pages8
JournalIEEE Journal of Solid-State Circuits
Volume40
Issue number4
DOIs
Publication statusPublished - 2005 Apr

Fingerprint

Transceivers
Networks (circuits)
Energy dissipation
Communication
Equivalent circuits
Bit error rate
Transmitters
Magnetic fields
Bandwidth

Keywords

  • High bandwidth
  • Inductor
  • Low power
  • SiP
  • Wireless bus

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect. / Miura, Noriyuki; Mizoguchi, Daisuke; Sakurai, Takayasu; Kuroda, Tadahiro.

In: IEEE Journal of Solid-State Circuits, Vol. 40, No. 4, 04.2005, p. 829-836.

Research output: Contribution to journalArticle

@article{0db112d8b8f047ff9a7cb13535a1836e,
title = "Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect",
abstract = "A wireless bus for stacked chips was developed by {"}utilizing inductive coupling among them. This paper discusses inductor layout optimization and transceiver circuit design. The inductive coupling is analyzed by a simple equivalent circuit model, parameters of which are extracted by a magnetic field model based on the Biot-Savart law. Given communication distance, transmit power, data rate, and SNR budget, inductor layout size is minimized. Two receiver circuits, signal sensitive and yet noise immune, are designed for inductive nonreturn-to-zero (NRZ) signaling where no signal is transmitted when data remains the same. A test chip was fabricated in 0.35-μm CMOS technology. Accuracy of the models is verified. Bit-error rate is investigated for various inductor layouts and communication distance. The maximum data rate is 1.25 Gb/s/channel. Power dissipation is 43 m W in the transmitter and 2.6 mW in the receiver at 3.3 V. If chip thickness is reduced to 30 μm in 90-nm device generation, power dissipation will be 1 mW/channel or bandwidth will be 1 Tb/s/mm2.",
keywords = "High bandwidth, Inductor, Low power, SiP, Wireless bus",
author = "Noriyuki Miura and Daisuke Mizoguchi and Takayasu Sakurai and Tadahiro Kuroda",
year = "2005",
month = "4",
doi = "10.1109/JSSC.2005.845560",
language = "English",
volume = "40",
pages = "829--836",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect

AU - Miura, Noriyuki

AU - Mizoguchi, Daisuke

AU - Sakurai, Takayasu

AU - Kuroda, Tadahiro

PY - 2005/4

Y1 - 2005/4

N2 - A wireless bus for stacked chips was developed by "utilizing inductive coupling among them. This paper discusses inductor layout optimization and transceiver circuit design. The inductive coupling is analyzed by a simple equivalent circuit model, parameters of which are extracted by a magnetic field model based on the Biot-Savart law. Given communication distance, transmit power, data rate, and SNR budget, inductor layout size is minimized. Two receiver circuits, signal sensitive and yet noise immune, are designed for inductive nonreturn-to-zero (NRZ) signaling where no signal is transmitted when data remains the same. A test chip was fabricated in 0.35-μm CMOS technology. Accuracy of the models is verified. Bit-error rate is investigated for various inductor layouts and communication distance. The maximum data rate is 1.25 Gb/s/channel. Power dissipation is 43 m W in the transmitter and 2.6 mW in the receiver at 3.3 V. If chip thickness is reduced to 30 μm in 90-nm device generation, power dissipation will be 1 mW/channel or bandwidth will be 1 Tb/s/mm2.

AB - A wireless bus for stacked chips was developed by "utilizing inductive coupling among them. This paper discusses inductor layout optimization and transceiver circuit design. The inductive coupling is analyzed by a simple equivalent circuit model, parameters of which are extracted by a magnetic field model based on the Biot-Savart law. Given communication distance, transmit power, data rate, and SNR budget, inductor layout size is minimized. Two receiver circuits, signal sensitive and yet noise immune, are designed for inductive nonreturn-to-zero (NRZ) signaling where no signal is transmitted when data remains the same. A test chip was fabricated in 0.35-μm CMOS technology. Accuracy of the models is verified. Bit-error rate is investigated for various inductor layouts and communication distance. The maximum data rate is 1.25 Gb/s/channel. Power dissipation is 43 m W in the transmitter and 2.6 mW in the receiver at 3.3 V. If chip thickness is reduced to 30 μm in 90-nm device generation, power dissipation will be 1 mW/channel or bandwidth will be 1 Tb/s/mm2.

KW - High bandwidth

KW - Inductor

KW - Low power

KW - SiP

KW - Wireless bus

UR - http://www.scopus.com/inward/record.url?scp=18744364981&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=18744364981&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2005.845560

DO - 10.1109/JSSC.2005.845560

M3 - Article

AN - SCOPUS:18744364981

VL - 40

SP - 829

EP - 836

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

ER -