Analysis and techniques for mitigating interference from power/signal lines and to SRAM circuits in CMOS inductive-coupling link for low-power 3-D system integration

Kiichi Niitsu, Yasufumi Sugimori, Yoshinori Kohama, Kenichi Osada, Naohiko Irie, Hiroki Ishikuro, Tadahiro Kuroda

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

This paper discusses analysis and techniques for mitigating interference of an inductive-coupling inter-chip link. Electromagnetic interference from power/signal lines and to SRAM circuits was simulated and measured. In order to verify the interference, test chips were designed and fabricated using 65-nm CMOS technology. The measurement results revealed that: 1) interference from power lines depends on the shape of the power lines; 2) interference from signal lines can be canceled by increasing transmitter power by only 9%; and 3) interference with SRAM circuits is less important than other issues under ordinary conditions. Based on the measurement results, interference mitigation techniques are proposed and investigated.

Original languageEnglish
Article number5545493
Pages (from-to)1902-1907
Number of pages6
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
Volume19
Issue number10
DOIs
Publication statusPublished - 2011 Oct

Fingerprint

Static random access storage
Networks (circuits)
Signal interference
Telecommunication links
Transmitters

Keywords

  • CMOS integrated circuits
  • high-speed interconnect
  • low-power design
  • SiP
  • wireless interconnect

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Software

Cite this

Analysis and techniques for mitigating interference from power/signal lines and to SRAM circuits in CMOS inductive-coupling link for low-power 3-D system integration. / Niitsu, Kiichi; Sugimori, Yasufumi; Kohama, Yoshinori; Osada, Kenichi; Irie, Naohiko; Ishikuro, Hiroki; Kuroda, Tadahiro.

In: IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 19, No. 10, 5545493, 10.2011, p. 1902-1907.

Research output: Contribution to journalArticle

@article{5e8ec2c210a94eaabbb128ca9aacb7fa,
title = "Analysis and techniques for mitigating interference from power/signal lines and to SRAM circuits in CMOS inductive-coupling link for low-power 3-D system integration",
abstract = "This paper discusses analysis and techniques for mitigating interference of an inductive-coupling inter-chip link. Electromagnetic interference from power/signal lines and to SRAM circuits was simulated and measured. In order to verify the interference, test chips were designed and fabricated using 65-nm CMOS technology. The measurement results revealed that: 1) interference from power lines depends on the shape of the power lines; 2) interference from signal lines can be canceled by increasing transmitter power by only 9{\%}; and 3) interference with SRAM circuits is less important than other issues under ordinary conditions. Based on the measurement results, interference mitigation techniques are proposed and investigated.",
keywords = "CMOS integrated circuits, high-speed interconnect, low-power design, SiP, wireless interconnect",
author = "Kiichi Niitsu and Yasufumi Sugimori and Yoshinori Kohama and Kenichi Osada and Naohiko Irie and Hiroki Ishikuro and Tadahiro Kuroda",
year = "2011",
month = "10",
doi = "10.1109/TVLSI.2010.2056711",
language = "English",
volume = "19",
pages = "1902--1907",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "10",

}

TY - JOUR

T1 - Analysis and techniques for mitigating interference from power/signal lines and to SRAM circuits in CMOS inductive-coupling link for low-power 3-D system integration

AU - Niitsu, Kiichi

AU - Sugimori, Yasufumi

AU - Kohama, Yoshinori

AU - Osada, Kenichi

AU - Irie, Naohiko

AU - Ishikuro, Hiroki

AU - Kuroda, Tadahiro

PY - 2011/10

Y1 - 2011/10

N2 - This paper discusses analysis and techniques for mitigating interference of an inductive-coupling inter-chip link. Electromagnetic interference from power/signal lines and to SRAM circuits was simulated and measured. In order to verify the interference, test chips were designed and fabricated using 65-nm CMOS technology. The measurement results revealed that: 1) interference from power lines depends on the shape of the power lines; 2) interference from signal lines can be canceled by increasing transmitter power by only 9%; and 3) interference with SRAM circuits is less important than other issues under ordinary conditions. Based on the measurement results, interference mitigation techniques are proposed and investigated.

AB - This paper discusses analysis and techniques for mitigating interference of an inductive-coupling inter-chip link. Electromagnetic interference from power/signal lines and to SRAM circuits was simulated and measured. In order to verify the interference, test chips were designed and fabricated using 65-nm CMOS technology. The measurement results revealed that: 1) interference from power lines depends on the shape of the power lines; 2) interference from signal lines can be canceled by increasing transmitter power by only 9%; and 3) interference with SRAM circuits is less important than other issues under ordinary conditions. Based on the measurement results, interference mitigation techniques are proposed and investigated.

KW - CMOS integrated circuits

KW - high-speed interconnect

KW - low-power design

KW - SiP

KW - wireless interconnect

UR - http://www.scopus.com/inward/record.url?scp=80051793546&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80051793546&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2010.2056711

DO - 10.1109/TVLSI.2010.2056711

M3 - Article

AN - SCOPUS:80051793546

VL - 19

SP - 1902

EP - 1907

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

IS - 10

M1 - 5545493

ER -