Architecture design of versatile recognition processor for sensornet applications

Yuichi Hori, Yuya Hanai, Jun Nishimura, Tadahiro Kuroda

Research output: Contribution to journalArticlepeer-review

2 Citations (Scopus)


This article presents the multiobject parallel recognition architecture of a versatile recognition processor (VRP) that detects and recognizes objects from images, videos, sounds, and acceleration signals. It offers eight times better power efficiency than conventional object recognition processors, making it ideal for mobile application platforms and wireless sensor network systems.

Original languageEnglish
Article number5372155
Pages (from-to)44-57
Number of pages14
JournalIEEE Micro
Issue number6
Publication statusPublished - 2009 Nov
Externally publishedYes


  • AdaBoost
  • Haar-like feature
  • Low power
  • Real time
  • Recognition
  • Wireless sensor network

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering


Dive into the research topics of 'Architecture design of versatile recognition processor for sensornet applications'. Together they form a unique fingerprint.

Cite this