Architecture design of versatile recognition processor for sensornet applications

Yuichi Hori; Yuya Hanai; Jun Nishimura; Tadahiro Kuroda

doi:10.1109/MM.2009.93

Architecture design of versatile recognition processor for sensornet applications

Yuichi Hori, Yuya Hanai, Jun Nishimura, Tadahiro Kuroda

Research output: Contribution to journal › Article › peer-review

2 Citations (Scopus)

Abstract

This article presents the multiobject parallel recognition architecture of a versatile recognition processor (VRP) that detects and recognizes objects from images, videos, sounds, and acceleration signals. It offers eight times better power efficiency than conventional object recognition processors, making it ideal for mobile application platforms and wireless sensor network systems.

Original language	English
Article number	5372155
Pages (from-to)	44-57
Number of pages	14
Journal	IEEE Micro
Volume	29
Issue number	6
DOIs	https://doi.org/10.1109/MM.2009.93
Publication status	Published - 2009 Nov
Externally published	Yes

Keywords

AdaBoost
Haar-like feature
Low power
Real time
Recognition
Wireless sensor network

ASJC Scopus subject areas

Software
Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/MM.2009.93

Cite this

@article{259de53dfe7149e78f770b9d6ecb4041,

title = "Architecture design of versatile recognition processor for sensornet applications",

abstract = "This article presents the multiobject parallel recognition architecture of a versatile recognition processor (VRP) that detects and recognizes objects from images, videos, sounds, and acceleration signals. It offers eight times better power efficiency than conventional object recognition processors, making it ideal for mobile application platforms and wireless sensor network systems.",

keywords = "AdaBoost, Haar-like feature, Low power, Real time, Recognition, Wireless sensor network",

author = "Yuichi Hori and Yuya Hanai and Jun Nishimura and Tadahiro Kuroda",

year = "2009",

month = nov,

doi = "10.1109/MM.2009.93",

language = "English",

volume = "29",

pages = "44--57",

journal = "IEEE Micro",

issn = "0272-1732",

publisher = "IEEE Computer Society",

number = "6",

}

TY - JOUR

T1 - Architecture design of versatile recognition processor for sensornet applications

AU - Hori, Yuichi

AU - Hanai, Yuya

AU - Nishimura, Jun

AU - Kuroda, Tadahiro

PY - 2009/11

Y1 - 2009/11

N2 - This article presents the multiobject parallel recognition architecture of a versatile recognition processor (VRP) that detects and recognizes objects from images, videos, sounds, and acceleration signals. It offers eight times better power efficiency than conventional object recognition processors, making it ideal for mobile application platforms and wireless sensor network systems.

AB - This article presents the multiobject parallel recognition architecture of a versatile recognition processor (VRP) that detects and recognizes objects from images, videos, sounds, and acceleration signals. It offers eight times better power efficiency than conventional object recognition processors, making it ideal for mobile application platforms and wireless sensor network systems.

KW - AdaBoost

KW - Haar-like feature

KW - Low power

KW - Real time

KW - Recognition

KW - Wireless sensor network

UR - http://www.scopus.com/inward/record.url?scp=75449117146&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=75449117146&partnerID=8YFLogxK

U2 - 10.1109/MM.2009.93

DO - 10.1109/MM.2009.93

M3 - Article

AN - SCOPUS:75449117146

SN - 0272-1732

VL - 29

SP - 44

EP - 57

JO - IEEE Micro

JF - IEEE Micro

IS - 6

M1 - 5372155

ER -

Architecture design of versatile recognition processor for sensornet applications

Abstract

Keywords

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this