Artificial intelligence of Blokus Duo on FPGA using Cyber Work Bench

Naru Sugimoto, Takaaki Miyajima, Takuya Kuhara, Yuki Katuta, Takushi Mitsuichi, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

This paper presents a design of an FPGA-based Blokus Duo solver. It searches a game tree by using the miniMax algorithm with alpha-beta pruning and move ordering. In addition, HLS tool called CyberWorkBench (CWB) is used to implement hardware. By making the use of functions in CWB, parallel fully pipelined design is generated. The implemented solver works at 100MHz with Xilinx Spartan-6 XC6SLX45 FPGA on the Digilent Atlys board. It can search states after three moves in most cases.

Original languageEnglish
Title of host publicationFPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology
Pages498-501
Number of pages4
DOIs
Publication statusPublished - 2013
Event2013 12th International Conference on Field-Programmable Technology, FPT 2013 - Kyoto, Japan
Duration: 2013 Dec 92013 Dec 11

Other

Other2013 12th International Conference on Field-Programmable Technology, FPT 2013
CountryJapan
CityKyoto
Period13/12/913/12/11

Fingerprint

Artificial intelligence
Field programmable gate arrays (FPGA)
Hardware

ASJC Scopus subject areas

  • Software

Cite this

Sugimoto, N., Miyajima, T., Kuhara, T., Katuta, Y., Mitsuichi, T., & Amano, H. (2013). Artificial intelligence of Blokus Duo on FPGA using Cyber Work Bench. In FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology (pp. 498-501). [6718427] https://doi.org/10.1109/FPT.2013.6718427

Artificial intelligence of Blokus Duo on FPGA using Cyber Work Bench. / Sugimoto, Naru; Miyajima, Takaaki; Kuhara, Takuya; Katuta, Yuki; Mitsuichi, Takushi; Amano, Hideharu.

FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology. 2013. p. 498-501 6718427.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sugimoto, N, Miyajima, T, Kuhara, T, Katuta, Y, Mitsuichi, T & Amano, H 2013, Artificial intelligence of Blokus Duo on FPGA using Cyber Work Bench. in FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology., 6718427, pp. 498-501, 2013 12th International Conference on Field-Programmable Technology, FPT 2013, Kyoto, Japan, 13/12/9. https://doi.org/10.1109/FPT.2013.6718427
Sugimoto N, Miyajima T, Kuhara T, Katuta Y, Mitsuichi T, Amano H. Artificial intelligence of Blokus Duo on FPGA using Cyber Work Bench. In FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology. 2013. p. 498-501. 6718427 https://doi.org/10.1109/FPT.2013.6718427
Sugimoto, Naru ; Miyajima, Takaaki ; Kuhara, Takuya ; Katuta, Yuki ; Mitsuichi, Takushi ; Amano, Hideharu. / Artificial intelligence of Blokus Duo on FPGA using Cyber Work Bench. FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology. 2013. pp. 498-501
@inproceedings{448daf7a05dc45e1b51b9b570bdd4705,
title = "Artificial intelligence of Blokus Duo on FPGA using Cyber Work Bench",
abstract = "This paper presents a design of an FPGA-based Blokus Duo solver. It searches a game tree by using the miniMax algorithm with alpha-beta pruning and move ordering. In addition, HLS tool called CyberWorkBench (CWB) is used to implement hardware. By making the use of functions in CWB, parallel fully pipelined design is generated. The implemented solver works at 100MHz with Xilinx Spartan-6 XC6SLX45 FPGA on the Digilent Atlys board. It can search states after three moves in most cases.",
author = "Naru Sugimoto and Takaaki Miyajima and Takuya Kuhara and Yuki Katuta and Takushi Mitsuichi and Hideharu Amano",
year = "2013",
doi = "10.1109/FPT.2013.6718427",
language = "English",
isbn = "9781479921990",
pages = "498--501",
booktitle = "FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology",

}

TY - GEN

T1 - Artificial intelligence of Blokus Duo on FPGA using Cyber Work Bench

AU - Sugimoto, Naru

AU - Miyajima, Takaaki

AU - Kuhara, Takuya

AU - Katuta, Yuki

AU - Mitsuichi, Takushi

AU - Amano, Hideharu

PY - 2013

Y1 - 2013

N2 - This paper presents a design of an FPGA-based Blokus Duo solver. It searches a game tree by using the miniMax algorithm with alpha-beta pruning and move ordering. In addition, HLS tool called CyberWorkBench (CWB) is used to implement hardware. By making the use of functions in CWB, parallel fully pipelined design is generated. The implemented solver works at 100MHz with Xilinx Spartan-6 XC6SLX45 FPGA on the Digilent Atlys board. It can search states after three moves in most cases.

AB - This paper presents a design of an FPGA-based Blokus Duo solver. It searches a game tree by using the miniMax algorithm with alpha-beta pruning and move ordering. In addition, HLS tool called CyberWorkBench (CWB) is used to implement hardware. By making the use of functions in CWB, parallel fully pipelined design is generated. The implemented solver works at 100MHz with Xilinx Spartan-6 XC6SLX45 FPGA on the Digilent Atlys board. It can search states after three moves in most cases.

UR - http://www.scopus.com/inward/record.url?scp=84894185942&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84894185942&partnerID=8YFLogxK

U2 - 10.1109/FPT.2013.6718427

DO - 10.1109/FPT.2013.6718427

M3 - Conference contribution

AN - SCOPUS:84894185942

SN - 9781479921990

SP - 498

EP - 501

BT - FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology

ER -