Automated bias control (ABC) circuit for high-performance VLSI's

Tadahiro Kuroda, Toshiyuki Fukunaga, Kenji Matsuo, Kazuhiko Kasai, Ayako Hirata, Shinji Fujii, Masahiro Kimura, Hiroaki Suzuki

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

A biasing scheme for sensing circuits, namely an automated bias control (ABC) circuit, for high-performance VLSIs is described. The ABC circuit can automatically gear the output level of sensing circuits to the input threshold voltage of the succeeding CMOS converters. The sensing performance can be accelerated with the ABC circuit either by reducing the excessive signal level margin between the sensing circuits and the CMOS converters or by reducing extra stages of signal amplification. Since feedback control of the ABC circuit ensures correct DC biasing even under large process deviations and circuit condition changes, a wider operation margin can also be obtained. Three successful applications of the ABC circuit are reported: a sense amplifier, an address transition detector (ATD), and an ECL-CMOS input buffer. A 64-kb BiCMOS SRAM employing the proposed sense amplifier and the ATD has been fabricated with a 0.8-μm 9-GHz BiCMOS technology. The SRAM has an address access time of 4.5 ns.

Original languageEnglish
Pages (from-to)641-648
Number of pages8
JournalIEEE Journal of Solid-State Circuits
Volume27
Issue number4
DOIs
Publication statusPublished - 1992 Apr
Externally publishedYes

Fingerprint

Networks (circuits)
Static random access storage
Detectors
Emitter coupled logic circuits
BiCMOS technology
Threshold voltage
Feedback control
Amplification
Gears

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Kuroda, T., Fukunaga, T., Matsuo, K., Kasai, K., Hirata, A., Fujii, S., ... Suzuki, H. (1992). Automated bias control (ABC) circuit for high-performance VLSI's. IEEE Journal of Solid-State Circuits, 27(4), 641-648. https://doi.org/10.1109/4.126555

Automated bias control (ABC) circuit for high-performance VLSI's. / Kuroda, Tadahiro; Fukunaga, Toshiyuki; Matsuo, Kenji; Kasai, Kazuhiko; Hirata, Ayako; Fujii, Shinji; Kimura, Masahiro; Suzuki, Hiroaki.

In: IEEE Journal of Solid-State Circuits, Vol. 27, No. 4, 04.1992, p. 641-648.

Research output: Contribution to journalArticle

Kuroda, T, Fukunaga, T, Matsuo, K, Kasai, K, Hirata, A, Fujii, S, Kimura, M & Suzuki, H 1992, 'Automated bias control (ABC) circuit for high-performance VLSI's', IEEE Journal of Solid-State Circuits, vol. 27, no. 4, pp. 641-648. https://doi.org/10.1109/4.126555
Kuroda, Tadahiro ; Fukunaga, Toshiyuki ; Matsuo, Kenji ; Kasai, Kazuhiko ; Hirata, Ayako ; Fujii, Shinji ; Kimura, Masahiro ; Suzuki, Hiroaki. / Automated bias control (ABC) circuit for high-performance VLSI's. In: IEEE Journal of Solid-State Circuits. 1992 ; Vol. 27, No. 4. pp. 641-648.
@article{11be75a1e1154afcb77c41061dc49b1d,
title = "Automated bias control (ABC) circuit for high-performance VLSI's",
abstract = "A biasing scheme for sensing circuits, namely an automated bias control (ABC) circuit, for high-performance VLSIs is described. The ABC circuit can automatically gear the output level of sensing circuits to the input threshold voltage of the succeeding CMOS converters. The sensing performance can be accelerated with the ABC circuit either by reducing the excessive signal level margin between the sensing circuits and the CMOS converters or by reducing extra stages of signal amplification. Since feedback control of the ABC circuit ensures correct DC biasing even under large process deviations and circuit condition changes, a wider operation margin can also be obtained. Three successful applications of the ABC circuit are reported: a sense amplifier, an address transition detector (ATD), and an ECL-CMOS input buffer. A 64-kb BiCMOS SRAM employing the proposed sense amplifier and the ATD has been fabricated with a 0.8-μm 9-GHz BiCMOS technology. The SRAM has an address access time of 4.5 ns.",
author = "Tadahiro Kuroda and Toshiyuki Fukunaga and Kenji Matsuo and Kazuhiko Kasai and Ayako Hirata and Shinji Fujii and Masahiro Kimura and Hiroaki Suzuki",
year = "1992",
month = "4",
doi = "10.1109/4.126555",
language = "English",
volume = "27",
pages = "641--648",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - Automated bias control (ABC) circuit for high-performance VLSI's

AU - Kuroda, Tadahiro

AU - Fukunaga, Toshiyuki

AU - Matsuo, Kenji

AU - Kasai, Kazuhiko

AU - Hirata, Ayako

AU - Fujii, Shinji

AU - Kimura, Masahiro

AU - Suzuki, Hiroaki

PY - 1992/4

Y1 - 1992/4

N2 - A biasing scheme for sensing circuits, namely an automated bias control (ABC) circuit, for high-performance VLSIs is described. The ABC circuit can automatically gear the output level of sensing circuits to the input threshold voltage of the succeeding CMOS converters. The sensing performance can be accelerated with the ABC circuit either by reducing the excessive signal level margin between the sensing circuits and the CMOS converters or by reducing extra stages of signal amplification. Since feedback control of the ABC circuit ensures correct DC biasing even under large process deviations and circuit condition changes, a wider operation margin can also be obtained. Three successful applications of the ABC circuit are reported: a sense amplifier, an address transition detector (ATD), and an ECL-CMOS input buffer. A 64-kb BiCMOS SRAM employing the proposed sense amplifier and the ATD has been fabricated with a 0.8-μm 9-GHz BiCMOS technology. The SRAM has an address access time of 4.5 ns.

AB - A biasing scheme for sensing circuits, namely an automated bias control (ABC) circuit, for high-performance VLSIs is described. The ABC circuit can automatically gear the output level of sensing circuits to the input threshold voltage of the succeeding CMOS converters. The sensing performance can be accelerated with the ABC circuit either by reducing the excessive signal level margin between the sensing circuits and the CMOS converters or by reducing extra stages of signal amplification. Since feedback control of the ABC circuit ensures correct DC biasing even under large process deviations and circuit condition changes, a wider operation margin can also be obtained. Three successful applications of the ABC circuit are reported: a sense amplifier, an address transition detector (ATD), and an ECL-CMOS input buffer. A 64-kb BiCMOS SRAM employing the proposed sense amplifier and the ATD has been fabricated with a 0.8-μm 9-GHz BiCMOS technology. The SRAM has an address access time of 4.5 ns.

UR - http://www.scopus.com/inward/record.url?scp=0026854043&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026854043&partnerID=8YFLogxK

U2 - 10.1109/4.126555

DO - 10.1109/4.126555

M3 - Article

AN - SCOPUS:0026854043

VL - 27

SP - 641

EP - 648

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

ER -