BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W

Kota Ando; Kodai Ueyoshi; Kentaro Orimo; Haruyoshi Yonekawa; Shimpei Sato; Hiroki Nakahara; Shinya Takamaeda-Yamazaki; Masayuki Ikebe; Tetsuya Asai; Tadahiro Kuroda; Masato Motomura

doi:10.1109/JSSC.2017.2778702

BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W

Kota Ando, Kodai Ueyoshi, Kentaro Orimo, Haruyoshi Yonekawa, Shimpei Sato, Hiroki Nakahara, Shinya Takamaeda-Yamazaki, Masayuki Ikebe, Tetsuya Asai, Tadahiro Kuroda, Masato Motomura

Research output: Contribution to journal › Article › peer-review

79 Citations (Scopus)

Abstract

A versatile reconfigurable accelerator architecture for binary/ternary deep neural networks is presented. In-memory neural network processing without any external data accesses, sustained by the symmetry and simplicity of the computation of the binary/ternaty neural network, improves the energy efficiency dramatically. The prototype chip is fabricated, and it achieves 1.4 TOPS (tera operations per second) peak performance with 0.6-W power consumption at 400-MHz clock. The application examination is also conducted.

Original language	English
Pages (from-to)	983-994
Number of pages	12
Journal	IEEE Journal of Solid-State Circuits
Volume	53
Issue number	4
DOIs	https://doi.org/10.1109/JSSC.2017.2778702
Publication status	Published - 2018 Apr

Keywords

Binary neural networks
in-memory processing
near-memory processing
neural networks
reconfigurable array
ternary neural networks

ASJC Scopus subject areas

Electrical and Electronic Engineering

UN SDGs

This output contributes to the following UN Sustainable Development Goals (SDGs)

Access to Document

10.1109/JSSC.2017.2778702

Cite this

Ando, K., Ueyoshi, K., Orimo, K., Yonekawa, H., Sato, S., Nakahara, H., Takamaeda-Yamazaki, S., Ikebe, M., Asai, T., Kuroda, T., & Motomura, M. (2018). BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W. IEEE Journal of Solid-State Circuits, 53(4), 983-994. https://doi.org/10.1109/JSSC.2017.2778702

Ando, K, Ueyoshi, K, Orimo, K, Yonekawa, H, Sato, S, Nakahara, H, Takamaeda-Yamazaki, S, Ikebe, M, Asai, T, Kuroda, T & Motomura, M 2018, 'BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W', IEEE Journal of Solid-State Circuits, vol. 53, no. 4, pp. 983-994. https://doi.org/10.1109/JSSC.2017.2778702

@article{9e5be92965704ef687d044d0d091a613,

title = "BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W",

abstract = "A versatile reconfigurable accelerator architecture for binary/ternary deep neural networks is presented. In-memory neural network processing without any external data accesses, sustained by the symmetry and simplicity of the computation of the binary/ternaty neural network, improves the energy efficiency dramatically. The prototype chip is fabricated, and it achieves 1.4 TOPS (tera operations per second) peak performance with 0.6-W power consumption at 400-MHz clock. The application examination is also conducted.",

keywords = "Binary neural networks, in-memory processing, near-memory processing, neural networks, reconfigurable array, ternary neural networks",

author = "Kota Ando and Kodai Ueyoshi and Kentaro Orimo and Haruyoshi Yonekawa and Shimpei Sato and Hiroki Nakahara and Shinya Takamaeda-Yamazaki and Masayuki Ikebe and Tetsuya Asai and Tadahiro Kuroda and Masato Motomura",

note = "Funding Information: Manuscript received August 3, 2017; revised October 16, 2017; accepted November 17, 2017. Date of publication December 19, 2017; date of current version March 23, 2018. This paper was approved by Guest Editor Makoto Ikeda. This work was supported by JST ACCEL, Japan, under Grant JPM-JAC1502. (Corresponding author: Kota Ando.) K. Ando, K. Ueyoshi, K. Orimo, S. Takamaeda-Yamazaki, M. Ikebe, T. Asai, and M. Motomura are with the Graduate School of Information Science and Technology, Hokkaido University, Sapporo 060-0814, Japan (e-mail: ando@lalsie.ist.hokudai.ac.jp). Publisher Copyright: {\textcopyright} 2012 IEEE.",

year = "2018",

month = apr,

doi = "10.1109/JSSC.2017.2778702",

language = "English",

volume = "53",

pages = "983--994",

journal = "IEEE Journal of Solid-State Circuits",

issn = "0018-9200",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

number = "4",

}

TY - JOUR

T1 - BRein Memory

T2 - A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W

AU - Ando, Kota

AU - Ueyoshi, Kodai

AU - Orimo, Kentaro

AU - Yonekawa, Haruyoshi

AU - Sato, Shimpei

AU - Nakahara, Hiroki

AU - Takamaeda-Yamazaki, Shinya

AU - Ikebe, Masayuki

AU - Asai, Tetsuya

AU - Kuroda, Tadahiro

AU - Motomura, Masato

N1 - Funding Information: Manuscript received August 3, 2017; revised October 16, 2017; accepted November 17, 2017. Date of publication December 19, 2017; date of current version March 23, 2018. This paper was approved by Guest Editor Makoto Ikeda. This work was supported by JST ACCEL, Japan, under Grant JPM-JAC1502. (Corresponding author: Kota Ando.) K. Ando, K. Ueyoshi, K. Orimo, S. Takamaeda-Yamazaki, M. Ikebe, T. Asai, and M. Motomura are with the Graduate School of Information Science and Technology, Hokkaido University, Sapporo 060-0814, Japan (e-mail: ando@lalsie.ist.hokudai.ac.jp). Publisher Copyright: © 2012 IEEE.

PY - 2018/4

Y1 - 2018/4

N2 - A versatile reconfigurable accelerator architecture for binary/ternary deep neural networks is presented. In-memory neural network processing without any external data accesses, sustained by the symmetry and simplicity of the computation of the binary/ternaty neural network, improves the energy efficiency dramatically. The prototype chip is fabricated, and it achieves 1.4 TOPS (tera operations per second) peak performance with 0.6-W power consumption at 400-MHz clock. The application examination is also conducted.

AB - A versatile reconfigurable accelerator architecture for binary/ternary deep neural networks is presented. In-memory neural network processing without any external data accesses, sustained by the symmetry and simplicity of the computation of the binary/ternaty neural network, improves the energy efficiency dramatically. The prototype chip is fabricated, and it achieves 1.4 TOPS (tera operations per second) peak performance with 0.6-W power consumption at 400-MHz clock. The application examination is also conducted.

KW - Binary neural networks

KW - in-memory processing

KW - near-memory processing

KW - neural networks

KW - reconfigurable array

KW - ternary neural networks

UR - http://www.scopus.com/inward/record.url?scp=85039791875&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85039791875&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2017.2778702

DO - 10.1109/JSSC.2017.2778702

M3 - Article

AN - SCOPUS:85039791875

VL - 53

SP - 983

EP - 994

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

ER -

BRein Memory: A Single-Chip Binary/Ternary Reconfigurable in-Memory Deep Neural Network Accelerator Achieving 1.4 TOPS at 0.6 W

Abstract

Keywords

ASJC Scopus subject areas

UN SDGs

Access to Document

Other files and links

Fingerprint

Cite this