Cache line impact on 3D PDE solvers

Masaaki Kondo, Mitsugu Iwamoto, Hiroshi Nakamura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Because performance disparity between processor and main memory is serious, it is necessary to reduce off-chip memory accesses by exploiting temporal locality. Loop tiling is a well-known optimization which enhances data locality. In this paper, we show a new cost model to select the best tile size in 3D partial differential equations. Our cost model carefully takes account of the effect of cache line. We present performance evaluation of our cost models. The evaluation results reveal the superiority of our cost model to other cost models proposed so far.

Original languageEnglish
Title of host publicationHigh Performance Computing - 4th International Symposium, ISHPC 2002, Proceedings
Pages301-309
Number of pages9
DOIs
Publication statusPublished - 2002
Externally publishedYes
Event4th International Symposium on High Performance Computing, ISHPC 2002 - Kansai Science City, Japan
Duration: 2002 May 152002 May 17

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume2327 LNCS
ISSN (Print)0302-9743
ISSN (Electronic)1611-3349

Conference

Conference4th International Symposium on High Performance Computing, ISHPC 2002
Country/TerritoryJapan
CityKansai Science City
Period02/5/1502/5/17

ASJC Scopus subject areas

  • Theoretical Computer Science
  • Computer Science(all)

Fingerprint

Dive into the research topics of 'Cache line impact on 3D PDE solvers'. Together they form a unique fingerprint.

Cite this