Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting driving capability

Tadahiro Kuroda, Tetsuya Fujita, Makato Noda, Yasushi Itabashi, Satohiko Kabumoto, T. S. Wong, Dave Beeson, Dave Gray

Research output: Contribution to journalArticle

5 Citations (Scopus)

Abstract

This paper introduces a new self-adjusting active pull-down scheme for ECL circuit. The circuit offers self-terminating dynamic pull-down action by sensing the output level rather than using traditional load-dependent capacitive coupling. No capacitor or large resistor is required, and therefore it adds no process complexity and no area penalty. Implemented in an ECL gate array in a 1.2 μm double-poly self-aligned bipolar technology, the circuit offers 300-ps delay at a power consumption of 1 mW/gate under FO = 1 and CL = 0.55-pF loading condition. This is a 4.4 times speed improvement over the conventional ECL circuit. Furthermore, the circuit consumes only 0.25 mW for a gate speed of 700 ps/gate, which is a 1/7.8 power reduction compared with the conventional ECL circuit. The circuit requires a regulated reference voltage, which is also studied.

Original languageEnglish
Pages (from-to)819-827
Number of pages9
JournalIEEE Journal of Solid-State Circuits
Volume31
Issue number6
DOIs
Publication statusPublished - 1996 Jun
Externally publishedYes

Fingerprint

Emitter coupled logic circuits
Capacitors
Networks (circuits)
Resistors
Electric power utilization
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting driving capability. / Kuroda, Tadahiro; Fujita, Tetsuya; Noda, Makato; Itabashi, Yasushi; Kabumoto, Satohiko; Wong, T. S.; Beeson, Dave; Gray, Dave.

In: IEEE Journal of Solid-State Circuits, Vol. 31, No. 6, 06.1996, p. 819-827.

Research output: Contribution to journalArticle

Kuroda, T, Fujita, T, Noda, M, Itabashi, Y, Kabumoto, S, Wong, TS, Beeson, D & Gray, D 1996, 'Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting driving capability', IEEE Journal of Solid-State Circuits, vol. 31, no. 6, pp. 819-827. https://doi.org/10.1109/4.509868
Kuroda, Tadahiro ; Fujita, Tetsuya ; Noda, Makato ; Itabashi, Yasushi ; Kabumoto, Satohiko ; Wong, T. S. ; Beeson, Dave ; Gray, Dave. / Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting driving capability. In: IEEE Journal of Solid-State Circuits. 1996 ; Vol. 31, No. 6. pp. 819-827.
@article{2b44e5a1175d46b8afaa581d473f3ab9,
title = "Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting driving capability",
abstract = "This paper introduces a new self-adjusting active pull-down scheme for ECL circuit. The circuit offers self-terminating dynamic pull-down action by sensing the output level rather than using traditional load-dependent capacitive coupling. No capacitor or large resistor is required, and therefore it adds no process complexity and no area penalty. Implemented in an ECL gate array in a 1.2 μm double-poly self-aligned bipolar technology, the circuit offers 300-ps delay at a power consumption of 1 mW/gate under FO = 1 and CL = 0.55-pF loading condition. This is a 4.4 times speed improvement over the conventional ECL circuit. Furthermore, the circuit consumes only 0.25 mW for a gate speed of 700 ps/gate, which is a 1/7.8 power reduction compared with the conventional ECL circuit. The circuit requires a regulated reference voltage, which is also studied.",
author = "Tadahiro Kuroda and Tetsuya Fujita and Makato Noda and Yasushi Itabashi and Satohiko Kabumoto and Wong, {T. S.} and Dave Beeson and Dave Gray",
year = "1996",
month = "6",
doi = "10.1109/4.509868",
language = "English",
volume = "31",
pages = "819--827",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "6",

}

TY - JOUR

T1 - Capacitor-free level-sensitive active pull-down ECL circuit with self-adjusting driving capability

AU - Kuroda, Tadahiro

AU - Fujita, Tetsuya

AU - Noda, Makato

AU - Itabashi, Yasushi

AU - Kabumoto, Satohiko

AU - Wong, T. S.

AU - Beeson, Dave

AU - Gray, Dave

PY - 1996/6

Y1 - 1996/6

N2 - This paper introduces a new self-adjusting active pull-down scheme for ECL circuit. The circuit offers self-terminating dynamic pull-down action by sensing the output level rather than using traditional load-dependent capacitive coupling. No capacitor or large resistor is required, and therefore it adds no process complexity and no area penalty. Implemented in an ECL gate array in a 1.2 μm double-poly self-aligned bipolar technology, the circuit offers 300-ps delay at a power consumption of 1 mW/gate under FO = 1 and CL = 0.55-pF loading condition. This is a 4.4 times speed improvement over the conventional ECL circuit. Furthermore, the circuit consumes only 0.25 mW for a gate speed of 700 ps/gate, which is a 1/7.8 power reduction compared with the conventional ECL circuit. The circuit requires a regulated reference voltage, which is also studied.

AB - This paper introduces a new self-adjusting active pull-down scheme for ECL circuit. The circuit offers self-terminating dynamic pull-down action by sensing the output level rather than using traditional load-dependent capacitive coupling. No capacitor or large resistor is required, and therefore it adds no process complexity and no area penalty. Implemented in an ECL gate array in a 1.2 μm double-poly self-aligned bipolar technology, the circuit offers 300-ps delay at a power consumption of 1 mW/gate under FO = 1 and CL = 0.55-pF loading condition. This is a 4.4 times speed improvement over the conventional ECL circuit. Furthermore, the circuit consumes only 0.25 mW for a gate speed of 700 ps/gate, which is a 1/7.8 power reduction compared with the conventional ECL circuit. The circuit requires a regulated reference voltage, which is also studied.

UR - http://www.scopus.com/inward/record.url?scp=0030172242&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030172242&partnerID=8YFLogxK

U2 - 10.1109/4.509868

DO - 10.1109/4.509868

M3 - Article

AN - SCOPUS:0030172242

VL - 31

SP - 819

EP - 827

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 6

ER -