Capacitor-shunted transmitter for power reduction in inductive-coupling clock link

Amit Kumar, Noriyuki Miura, Tadahiro Kuroda

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

The importance of low-power and high-speed chip-to-chip communication between stacked chips is increasing in system in a package (SiP) systems. Wireless chip-to-chip communication is a promising technology that can increase the speed of interchip data transfer with very little area and power overhead. The wireless clock link in this scheme consumes more power than wireless data circuits. To reduce the overall power consumption we need to reduce the power consumed in the clock link of the circuit. In this paper we present a simple yet effective transmitter circuit, namely a capacitor-shunted transmitter, to reduce the power consumed in the clock transmitter. The simulation is carried out in spectre, and, to confirm the simulation result, a test chip is fabricated using Taiwan Semiconductor Manufacturing Company (TSMC) 0.18μm complementary metal-oxide-semiconductor (CMOS). The simulation results and the test chip measurement results show that the power consumption of the clock transmitter circuit is reduced by 50% because of the capacitor-shunted transmitter circuit.

Original languageEnglish
Pages (from-to)2749-2751
Number of pages3
JournalJapanese Journal of Applied Physics
Volume47
Issue number4 PART 2
DOIs
Publication statusPublished - 2008 Apr 25

Fingerprint

transmitters
clocks
Telecommunication links
Clocks
Transmitters
capacitors
Capacitors
chips
Networks (circuits)
Electric power utilization
Communication
communication
Data transfer
simulation
Taiwan
Semiconductor materials
CMOS
manufacturing
high speed
Metals

Keywords

  • Inductive coupling
  • Inter chip communication
  • Low power
  • SiP
  • Stacked chip
  • Wireless

ASJC Scopus subject areas

  • Engineering(all)
  • Physics and Astronomy(all)

Cite this

Capacitor-shunted transmitter for power reduction in inductive-coupling clock link. / Kumar, Amit; Miura, Noriyuki; Kuroda, Tadahiro.

In: Japanese Journal of Applied Physics, Vol. 47, No. 4 PART 2, 25.04.2008, p. 2749-2751.

Research output: Contribution to journalArticle

@article{b9b55c98dcbc46b5a595f29b35a1bf22,
title = "Capacitor-shunted transmitter for power reduction in inductive-coupling clock link",
abstract = "The importance of low-power and high-speed chip-to-chip communication between stacked chips is increasing in system in a package (SiP) systems. Wireless chip-to-chip communication is a promising technology that can increase the speed of interchip data transfer with very little area and power overhead. The wireless clock link in this scheme consumes more power than wireless data circuits. To reduce the overall power consumption we need to reduce the power consumed in the clock link of the circuit. In this paper we present a simple yet effective transmitter circuit, namely a capacitor-shunted transmitter, to reduce the power consumed in the clock transmitter. The simulation is carried out in spectre, and, to confirm the simulation result, a test chip is fabricated using Taiwan Semiconductor Manufacturing Company (TSMC) 0.18μm complementary metal-oxide-semiconductor (CMOS). The simulation results and the test chip measurement results show that the power consumption of the clock transmitter circuit is reduced by 50{\%} because of the capacitor-shunted transmitter circuit.",
keywords = "Inductive coupling, Inter chip communication, Low power, SiP, Stacked chip, Wireless",
author = "Amit Kumar and Noriyuki Miura and Tadahiro Kuroda",
year = "2008",
month = "4",
day = "25",
doi = "10.1143/JJAP.47.2749",
language = "English",
volume = "47",
pages = "2749--2751",
journal = "Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes",
issn = "0021-4922",
publisher = "Japan Society of Applied Physics",
number = "4 PART 2",

}

TY - JOUR

T1 - Capacitor-shunted transmitter for power reduction in inductive-coupling clock link

AU - Kumar, Amit

AU - Miura, Noriyuki

AU - Kuroda, Tadahiro

PY - 2008/4/25

Y1 - 2008/4/25

N2 - The importance of low-power and high-speed chip-to-chip communication between stacked chips is increasing in system in a package (SiP) systems. Wireless chip-to-chip communication is a promising technology that can increase the speed of interchip data transfer with very little area and power overhead. The wireless clock link in this scheme consumes more power than wireless data circuits. To reduce the overall power consumption we need to reduce the power consumed in the clock link of the circuit. In this paper we present a simple yet effective transmitter circuit, namely a capacitor-shunted transmitter, to reduce the power consumed in the clock transmitter. The simulation is carried out in spectre, and, to confirm the simulation result, a test chip is fabricated using Taiwan Semiconductor Manufacturing Company (TSMC) 0.18μm complementary metal-oxide-semiconductor (CMOS). The simulation results and the test chip measurement results show that the power consumption of the clock transmitter circuit is reduced by 50% because of the capacitor-shunted transmitter circuit.

AB - The importance of low-power and high-speed chip-to-chip communication between stacked chips is increasing in system in a package (SiP) systems. Wireless chip-to-chip communication is a promising technology that can increase the speed of interchip data transfer with very little area and power overhead. The wireless clock link in this scheme consumes more power than wireless data circuits. To reduce the overall power consumption we need to reduce the power consumed in the clock link of the circuit. In this paper we present a simple yet effective transmitter circuit, namely a capacitor-shunted transmitter, to reduce the power consumed in the clock transmitter. The simulation is carried out in spectre, and, to confirm the simulation result, a test chip is fabricated using Taiwan Semiconductor Manufacturing Company (TSMC) 0.18μm complementary metal-oxide-semiconductor (CMOS). The simulation results and the test chip measurement results show that the power consumption of the clock transmitter circuit is reduced by 50% because of the capacitor-shunted transmitter circuit.

KW - Inductive coupling

KW - Inter chip communication

KW - Low power

KW - SiP

KW - Stacked chip

KW - Wireless

UR - http://www.scopus.com/inward/record.url?scp=54249111445&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=54249111445&partnerID=8YFLogxK

U2 - 10.1143/JJAP.47.2749

DO - 10.1143/JJAP.47.2749

M3 - Article

AN - SCOPUS:54249111445

VL - 47

SP - 2749

EP - 2751

JO - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

JF - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

SN - 0021-4922

IS - 4 PART 2

ER -