Abstract
Code density is often a critical issue in embedded computers, since the memory size of embedded systems is strictly limited. Echo instructions have been proposed as a method for reducing code size. This paper presents a new type of echo instruction, split echo, and evaluates an implementation of both split echo and traditional echo instructions on a MIPS R3000 based processor. Evaluation results show that memory requirement is reduced by 12% on average with small additional hardware cost.
Original language | English |
---|---|
Pages (from-to) | 1650-1656 |
Number of pages | 7 |
Journal | IEICE Transactions on Information and Systems |
Volume | E92-D |
Issue number | 9 |
DOIs | |
Publication status | Published - 2009 |
Keywords
- Code size
- Compression
- Echo instructions
- MIPS processor
ASJC Scopus subject areas
- Software
- Hardware and Architecture
- Computer Vision and Pattern Recognition
- Electrical and Electronic Engineering
- Artificial Intelligence