Daisy chain for power reduction in inductive-coupling CMOS link

Mari Inoue, Noriyuki Miura, Kiichi Niitsu, Yoshihiro Nakagawa, Masamoto Tago, Muneo Fukaishi, Takayasu Sakurai, Tadahiro Kuroda

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    18 Citations (Scopus)

    Abstract

    This paper discusses a daisy chain of current-drive transmitters in inductive-coupling CMOS links. Current is reused by multiple transmitters. 8 transceivers are arranged with a pitch of 20μm in 0.18μm CMOS. Transmit power is saved by 35% without sacrificing data rate (1Gb/s/ch) and BER (<10-12) by having 4 transmitters daisy chained.

    Original languageEnglish
    Title of host publication2006 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers
    Pages65-66
    Number of pages2
    Publication statusPublished - 2006 Dec 1
    Event2006 Symposium on VLSI Circuits, VLSIC - Honolulu, HI, United States
    Duration: 2006 Jun 152006 Jun 17

    Publication series

    NameIEEE Symposium on VLSI Circuits, Digest of Technical Papers

    Other

    Other2006 Symposium on VLSI Circuits, VLSIC
    CountryUnited States
    CityHonolulu, HI
    Period06/6/1506/6/17

    ASJC Scopus subject areas

    • Electronic, Optical and Magnetic Materials
    • Electrical and Electronic Engineering

    Fingerprint Dive into the research topics of 'Daisy chain for power reduction in inductive-coupling CMOS link'. Together they form a unique fingerprint.

    Cite this