Design methodology for SoC architectures based on reusable virtual cores

Michiaki Muraoka, Hiroaki Nishi, Rafael K. Morizawa, Hideaki Yokota, Hideyuki Hamada

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

The design reuse methodology, which has been developed at the VCDS Project, is a SoC design methodology to reduce the SoC design time using high level design intellectual properties named as Virtual Cores (VCores). In this paper, we propose the VCore based design methodology to synthesize the SoC architecture from the system level specification. This synthesis methodology generates an initial architecture that consists of a CPU, buses, I/Os peripherals, and RTOS (Real Time Operating System), and makes tradeoffs between hardware and software on assigned software VCores and hardware VCores models to the architecture. The results of an architecture level design experiment using the proposed methodology shows that the partial automation of the communication refinement process, allied with design reuse, accelerates the architecture synthesis, thus reducing the design time required to design an architecture.

Original languageEnglish
Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Pages256-262
Number of pages7
Publication statusPublished - 2004
Externally publishedYes
EventProceedings of the ASP - DAC 2004 Asia and South Pacific Design Automation Conference - 2004 - Yokohama, Japan
Duration: 2004 Jan 272004 Jan 30

Other

OtherProceedings of the ASP - DAC 2004 Asia and South Pacific Design Automation Conference - 2004
CountryJapan
CityYokohama
Period04/1/2704/1/30

Fingerprint

Computer hardware
System-on-chip
Computer peripheral equipment
Computer operating systems
Intellectual property
Program processors
Automation
Specifications
Communication
Experiments

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Muraoka, M., Nishi, H., Morizawa, R. K., Yokota, H., & Hamada, H. (2004). Design methodology for SoC architectures based on reusable virtual cores. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 256-262)

Design methodology for SoC architectures based on reusable virtual cores. / Muraoka, Michiaki; Nishi, Hiroaki; Morizawa, Rafael K.; Yokota, Hideaki; Hamada, Hideyuki.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2004. p. 256-262.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Muraoka, M, Nishi, H, Morizawa, RK, Yokota, H & Hamada, H 2004, Design methodology for SoC architectures based on reusable virtual cores. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. pp. 256-262, Proceedings of the ASP - DAC 2004 Asia and South Pacific Design Automation Conference - 2004, Yokohama, Japan, 04/1/27.
Muraoka M, Nishi H, Morizawa RK, Yokota H, Hamada H. Design methodology for SoC architectures based on reusable virtual cores. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2004. p. 256-262
Muraoka, Michiaki ; Nishi, Hiroaki ; Morizawa, Rafael K. ; Yokota, Hideaki ; Hamada, Hideyuki. / Design methodology for SoC architectures based on reusable virtual cores. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2004. pp. 256-262
@inproceedings{321330fba70445f2a10f29eae8825724,
title = "Design methodology for SoC architectures based on reusable virtual cores",
abstract = "The design reuse methodology, which has been developed at the VCDS Project, is a SoC design methodology to reduce the SoC design time using high level design intellectual properties named as Virtual Cores (VCores). In this paper, we propose the VCore based design methodology to synthesize the SoC architecture from the system level specification. This synthesis methodology generates an initial architecture that consists of a CPU, buses, I/Os peripherals, and RTOS (Real Time Operating System), and makes tradeoffs between hardware and software on assigned software VCores and hardware VCores models to the architecture. The results of an architecture level design experiment using the proposed methodology shows that the partial automation of the communication refinement process, allied with design reuse, accelerates the architecture synthesis, thus reducing the design time required to design an architecture.",
author = "Michiaki Muraoka and Hiroaki Nishi and Morizawa, {Rafael K.} and Hideaki Yokota and Hideyuki Hamada",
year = "2004",
language = "English",
pages = "256--262",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

}

TY - GEN

T1 - Design methodology for SoC architectures based on reusable virtual cores

AU - Muraoka, Michiaki

AU - Nishi, Hiroaki

AU - Morizawa, Rafael K.

AU - Yokota, Hideaki

AU - Hamada, Hideyuki

PY - 2004

Y1 - 2004

N2 - The design reuse methodology, which has been developed at the VCDS Project, is a SoC design methodology to reduce the SoC design time using high level design intellectual properties named as Virtual Cores (VCores). In this paper, we propose the VCore based design methodology to synthesize the SoC architecture from the system level specification. This synthesis methodology generates an initial architecture that consists of a CPU, buses, I/Os peripherals, and RTOS (Real Time Operating System), and makes tradeoffs between hardware and software on assigned software VCores and hardware VCores models to the architecture. The results of an architecture level design experiment using the proposed methodology shows that the partial automation of the communication refinement process, allied with design reuse, accelerates the architecture synthesis, thus reducing the design time required to design an architecture.

AB - The design reuse methodology, which has been developed at the VCDS Project, is a SoC design methodology to reduce the SoC design time using high level design intellectual properties named as Virtual Cores (VCores). In this paper, we propose the VCore based design methodology to synthesize the SoC architecture from the system level specification. This synthesis methodology generates an initial architecture that consists of a CPU, buses, I/Os peripherals, and RTOS (Real Time Operating System), and makes tradeoffs between hardware and software on assigned software VCores and hardware VCores models to the architecture. The results of an architecture level design experiment using the proposed methodology shows that the partial automation of the communication refinement process, allied with design reuse, accelerates the architecture synthesis, thus reducing the design time required to design an architecture.

UR - http://www.scopus.com/inward/record.url?scp=2442618292&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=2442618292&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:2442618292

SP - 256

EP - 262

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

ER -