Design of a low power NoC router using marching memory through type

Ryota Yasudo, Takahiro Kagami, Hideharu Amano, Yasunobu Nakase, Masashi Watanabe, Tsukasa Oishi, Toru Shimizu, Tadao Nakamura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

Power consumption of Network-on-Chip (NoC) is becoming more important in many core processors. Input buffers utilized in routers consume a significant part of the total power of NoCs. In order to reduce this power consumption, a novel power efficient memory called Marching Memory Through type (MMTH) is introduced. By connecting transparent latches in tandem, MMTH achieves high speed operation with a low power consumption. MMTH, however, requires a certain overhead at read operation, and hence we propose a latency reduction scheme based on the look-ahead routing. The proposed router was designed in Renesas's 40nm process and compared with a standard router using conventional register-based FIFOs in terms of the network performance, application performance, and power consumption. The result of evaluation shows that the proposed router reduces the power consumption by 42.4% on average at 2GHz and the expense of only 0.5-2.0% performance overhead.

Original languageEnglish
Title of host publicationProceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages111-118
Number of pages8
ISBN (Print)9781479953479
DOIs
Publication statusPublished - 2015 Jan 13
Event8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014 - Ferrara, Italy
Duration: 2014 Sep 172014 Sep 19

Other

Other8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014
CountryItaly
CityFerrara
Period14/9/1714/9/19

Fingerprint

Routers
Electric power utilization
Data storage equipment
Network performance
Network-on-chip

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Yasudo, R., Kagami, T., Amano, H., Nakase, Y., Watanabe, M., Oishi, T., ... Nakamura, T. (2015). Design of a low power NoC router using marching memory through type. In Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014 (pp. 111-118). [7008769] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/NOCS.2014.7008769

Design of a low power NoC router using marching memory through type. / Yasudo, Ryota; Kagami, Takahiro; Amano, Hideharu; Nakase, Yasunobu; Watanabe, Masashi; Oishi, Tsukasa; Shimizu, Toru; Nakamura, Tadao.

Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014. Institute of Electrical and Electronics Engineers Inc., 2015. p. 111-118 7008769.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yasudo, R, Kagami, T, Amano, H, Nakase, Y, Watanabe, M, Oishi, T, Shimizu, T & Nakamura, T 2015, Design of a low power NoC router using marching memory through type. in Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014., 7008769, Institute of Electrical and Electronics Engineers Inc., pp. 111-118, 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014, Ferrara, Italy, 14/9/17. https://doi.org/10.1109/NOCS.2014.7008769
Yasudo R, Kagami T, Amano H, Nakase Y, Watanabe M, Oishi T et al. Design of a low power NoC router using marching memory through type. In Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014. Institute of Electrical and Electronics Engineers Inc. 2015. p. 111-118. 7008769 https://doi.org/10.1109/NOCS.2014.7008769
Yasudo, Ryota ; Kagami, Takahiro ; Amano, Hideharu ; Nakase, Yasunobu ; Watanabe, Masashi ; Oishi, Tsukasa ; Shimizu, Toru ; Nakamura, Tadao. / Design of a low power NoC router using marching memory through type. Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014. Institute of Electrical and Electronics Engineers Inc., 2015. pp. 111-118
@inproceedings{4461b9cf45ef4bcea95b1fb62cca2959,
title = "Design of a low power NoC router using marching memory through type",
abstract = "Power consumption of Network-on-Chip (NoC) is becoming more important in many core processors. Input buffers utilized in routers consume a significant part of the total power of NoCs. In order to reduce this power consumption, a novel power efficient memory called Marching Memory Through type (MMTH) is introduced. By connecting transparent latches in tandem, MMTH achieves high speed operation with a low power consumption. MMTH, however, requires a certain overhead at read operation, and hence we propose a latency reduction scheme based on the look-ahead routing. The proposed router was designed in Renesas's 40nm process and compared with a standard router using conventional register-based FIFOs in terms of the network performance, application performance, and power consumption. The result of evaluation shows that the proposed router reduces the power consumption by 42.4{\%} on average at 2GHz and the expense of only 0.5-2.0{\%} performance overhead.",
author = "Ryota Yasudo and Takahiro Kagami and Hideharu Amano and Yasunobu Nakase and Masashi Watanabe and Tsukasa Oishi and Toru Shimizu and Tadao Nakamura",
year = "2015",
month = "1",
day = "13",
doi = "10.1109/NOCS.2014.7008769",
language = "English",
isbn = "9781479953479",
pages = "111--118",
booktitle = "Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Design of a low power NoC router using marching memory through type

AU - Yasudo, Ryota

AU - Kagami, Takahiro

AU - Amano, Hideharu

AU - Nakase, Yasunobu

AU - Watanabe, Masashi

AU - Oishi, Tsukasa

AU - Shimizu, Toru

AU - Nakamura, Tadao

PY - 2015/1/13

Y1 - 2015/1/13

N2 - Power consumption of Network-on-Chip (NoC) is becoming more important in many core processors. Input buffers utilized in routers consume a significant part of the total power of NoCs. In order to reduce this power consumption, a novel power efficient memory called Marching Memory Through type (MMTH) is introduced. By connecting transparent latches in tandem, MMTH achieves high speed operation with a low power consumption. MMTH, however, requires a certain overhead at read operation, and hence we propose a latency reduction scheme based on the look-ahead routing. The proposed router was designed in Renesas's 40nm process and compared with a standard router using conventional register-based FIFOs in terms of the network performance, application performance, and power consumption. The result of evaluation shows that the proposed router reduces the power consumption by 42.4% on average at 2GHz and the expense of only 0.5-2.0% performance overhead.

AB - Power consumption of Network-on-Chip (NoC) is becoming more important in many core processors. Input buffers utilized in routers consume a significant part of the total power of NoCs. In order to reduce this power consumption, a novel power efficient memory called Marching Memory Through type (MMTH) is introduced. By connecting transparent latches in tandem, MMTH achieves high speed operation with a low power consumption. MMTH, however, requires a certain overhead at read operation, and hence we propose a latency reduction scheme based on the look-ahead routing. The proposed router was designed in Renesas's 40nm process and compared with a standard router using conventional register-based FIFOs in terms of the network performance, application performance, and power consumption. The result of evaluation shows that the proposed router reduces the power consumption by 42.4% on average at 2GHz and the expense of only 0.5-2.0% performance overhead.

UR - http://www.scopus.com/inward/record.url?scp=84922569732&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84922569732&partnerID=8YFLogxK

U2 - 10.1109/NOCS.2014.7008769

DO - 10.1109/NOCS.2014.7008769

M3 - Conference contribution

AN - SCOPUS:84922569732

SN - 9781479953479

SP - 111

EP - 118

BT - Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014

PB - Institute of Electrical and Electronics Engineers Inc.

ER -