TY - JOUR
T1 - Design of Phase-Controlled Class E Inverter With Asymmetric Circuit Configuration
AU - Kawamoto, Daisuke
AU - Sekiya, Hiroo
AU - Koizumi, Hirotaka
AU - Sasase, Iwao
AU - Mori, Shinsaku
PY - 2004/10
Y1 - 2004/10
N2 - A design of phase-controlled class E inverter with asymmetric circuit configuration is presented. By using the presented design method, it is possible to derive the design values, which let the inverters achieve zero-voltage switching continuously in the control range, are derived. By carrying out circuit experiments, it is verified that the experimental results agree with numerical predictions quantitatively, and the validity of the presented design procedure is denoted.
AB - A design of phase-controlled class E inverter with asymmetric circuit configuration is presented. By using the presented design method, it is possible to derive the design values, which let the inverters achieve zero-voltage switching continuously in the control range, are derived. By carrying out circuit experiments, it is verified that the experimental results agree with numerical predictions quantitatively, and the validity of the presented design procedure is denoted.
KW - Class E amplifier
KW - design procedure
KW - phase-control
KW - zero-voltage switching (ZVS)
UR - http://www.scopus.com/inward/record.url?scp=7544242272&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=7544242272&partnerID=8YFLogxK
U2 - 10.1109/TCSII.2004.834546
DO - 10.1109/TCSII.2004.834546
M3 - Article
AN - SCOPUS:7544242272
SN - 1549-7747
VL - 51
SP - 523
EP - 528
JO - IEEE Transactions on Circuits and Systems II: Express Briefs
JF - IEEE Transactions on Circuits and Systems II: Express Briefs
IS - 10
ER -