Designing a million-qubit quantum computer using a resource performance simulator

Muhammad Ahsan, Rodney D Van Meter, Jungsang Kim

Research output: Contribution to journalArticle

8 Citations (Scopus)

Abstract

The optimal design of a fault-Tolerant quantum computer involves finding an appropriate balance between the burden of large-scale integration of noisy components and the load of improving the reliability of hardware technology. This balance can be evaluated by quantitatively modeling the execution of quantum logic operations on a realistic quantum hardware containing limited computational resources. In this work, we report a complete performance simulation software tool capable of (1) searching the hardware design space by varying resource architecture and technology parameters, (2) synthesizing and scheduling a fault-Tolerant quantum algorithm within the hardware constraints, (3) quantifying the performance metrics such as the execution time and the failure probability of the algorithm, and (4) analyzing the breakdown of these metrics to highlight the performance bottlenecks and visualizing resource utilization to evaluate the adequacy of the chosen design. Using this tool, we investigate a vast design space for implementing key building blocks of Shor's algorithm to factor a 1,024-bit number with a baseline budget of 1.5 million qubits. We show that a trapped-ion quantum computer designed with twice as many qubits and one-Tenth of the baseline infidelity of the communication channel can factor a 2,048-bit integer in less than 5 months.

Original languageEnglish
Article number2830570
JournalACM Journal on Emerging Technologies in Computing Systems
Volume12
Issue number4
DOIs
Publication statusPublished - 2015 Dec 1
Externally publishedYes

    Fingerprint

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Electrical and Electronic Engineering

Cite this