Development of plastic chip scale package for ATM switching systems

Akio Harada, Katsumi Kaizu, Naoaki Yamanaka, Tomoaki Kawamura

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

A plastic chip-scale package (CSP) smaller than conventional ones has been developed and applied to ATM switching systems. It uses a low-cost glass-epoxy substrate. Because glass epoxy is widely used in the printed circuit boards (PCBs) of ATM switching systems, its use in the CSPs mounted on a PCB reduces the difference in thermal expansion between the PCB and CSPs, thus lengthening CSP life. The power plane, ground plane, and thermal vias of the CSP are designed to offset the increased thermal resistance due to the CSP's smaller size. Simulation showed a thermal resistance for this CSP with copper layers and thermal vias of as much as 22% less than that of one with no copper layers or thermal vias. A six-layer test board mounting four CSPs was used to simulate a sub-board for ATM switching systems. The thermal resistance of the two CSPs located downstream was about 10% higher than that of the two located upstream. Two CSPs were developed for two types of application-specific ICs: a bus interface controller (BIC) and a peripheral interface circuit (PIC). Both CSPs were 18 mm square with a 0.8-mm outer solder-ball pitch and 256 outer balls. These CSPs occupied areas about 87% and 68% smaller than those of a conventional pin grid array (PGA) and quad flat package (QFP), respectively. The junction temperature of both CSPs satisfied the thermal condition. These high-performance CSPs are thus attractive for use in ATM switching systems.

Original languageEnglish
Title of host publicationProceedings of the Electronic Packaging Technology Conference, EPTC
PublisherIEEE
Pages30-35
Number of pages6
Publication statusPublished - 1998
Externally publishedYes
EventProceedings of the 1998 IEEE/CPMT 2nd Electronics Packaging Technology Conference (EPTC'98) - Singapore, Singapore
Duration: 1998 Dec 81998 Dec 10

Other

OtherProceedings of the 1998 IEEE/CPMT 2nd Electronics Packaging Technology Conference (EPTC'98)
CitySingapore, Singapore
Period98/12/898/12/10

Fingerprint

Chip scale packages
Switching systems
Automatic teller machines
Heat resistance
Printed circuit boards
Plastics
Copper
Glass
Mountings
Soldering alloys
Thermal expansion
Controllers
Hot Temperature
Networks (circuits)
Substrates
Costs
Temperature

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Harada, A., Kaizu, K., Yamanaka, N., & Kawamura, T. (1998). Development of plastic chip scale package for ATM switching systems. In Proceedings of the Electronic Packaging Technology Conference, EPTC (pp. 30-35). IEEE.

Development of plastic chip scale package for ATM switching systems. / Harada, Akio; Kaizu, Katsumi; Yamanaka, Naoaki; Kawamura, Tomoaki.

Proceedings of the Electronic Packaging Technology Conference, EPTC. IEEE, 1998. p. 30-35.

Research output: Chapter in Book/Report/Conference proceedingChapter

Harada, A, Kaizu, K, Yamanaka, N & Kawamura, T 1998, Development of plastic chip scale package for ATM switching systems. in Proceedings of the Electronic Packaging Technology Conference, EPTC. IEEE, pp. 30-35, Proceedings of the 1998 IEEE/CPMT 2nd Electronics Packaging Technology Conference (EPTC'98), Singapore, Singapore, 98/12/8.
Harada A, Kaizu K, Yamanaka N, Kawamura T. Development of plastic chip scale package for ATM switching systems. In Proceedings of the Electronic Packaging Technology Conference, EPTC. IEEE. 1998. p. 30-35
Harada, Akio ; Kaizu, Katsumi ; Yamanaka, Naoaki ; Kawamura, Tomoaki. / Development of plastic chip scale package for ATM switching systems. Proceedings of the Electronic Packaging Technology Conference, EPTC. IEEE, 1998. pp. 30-35
@inbook{2032f62baec74dfb9441634b03085be9,
title = "Development of plastic chip scale package for ATM switching systems",
abstract = "A plastic chip-scale package (CSP) smaller than conventional ones has been developed and applied to ATM switching systems. It uses a low-cost glass-epoxy substrate. Because glass epoxy is widely used in the printed circuit boards (PCBs) of ATM switching systems, its use in the CSPs mounted on a PCB reduces the difference in thermal expansion between the PCB and CSPs, thus lengthening CSP life. The power plane, ground plane, and thermal vias of the CSP are designed to offset the increased thermal resistance due to the CSP's smaller size. Simulation showed a thermal resistance for this CSP with copper layers and thermal vias of as much as 22{\%} less than that of one with no copper layers or thermal vias. A six-layer test board mounting four CSPs was used to simulate a sub-board for ATM switching systems. The thermal resistance of the two CSPs located downstream was about 10{\%} higher than that of the two located upstream. Two CSPs were developed for two types of application-specific ICs: a bus interface controller (BIC) and a peripheral interface circuit (PIC). Both CSPs were 18 mm square with a 0.8-mm outer solder-ball pitch and 256 outer balls. These CSPs occupied areas about 87{\%} and 68{\%} smaller than those of a conventional pin grid array (PGA) and quad flat package (QFP), respectively. The junction temperature of both CSPs satisfied the thermal condition. These high-performance CSPs are thus attractive for use in ATM switching systems.",
author = "Akio Harada and Katsumi Kaizu and Naoaki Yamanaka and Tomoaki Kawamura",
year = "1998",
language = "English",
pages = "30--35",
booktitle = "Proceedings of the Electronic Packaging Technology Conference, EPTC",
publisher = "IEEE",

}

TY - CHAP

T1 - Development of plastic chip scale package for ATM switching systems

AU - Harada, Akio

AU - Kaizu, Katsumi

AU - Yamanaka, Naoaki

AU - Kawamura, Tomoaki

PY - 1998

Y1 - 1998

N2 - A plastic chip-scale package (CSP) smaller than conventional ones has been developed and applied to ATM switching systems. It uses a low-cost glass-epoxy substrate. Because glass epoxy is widely used in the printed circuit boards (PCBs) of ATM switching systems, its use in the CSPs mounted on a PCB reduces the difference in thermal expansion between the PCB and CSPs, thus lengthening CSP life. The power plane, ground plane, and thermal vias of the CSP are designed to offset the increased thermal resistance due to the CSP's smaller size. Simulation showed a thermal resistance for this CSP with copper layers and thermal vias of as much as 22% less than that of one with no copper layers or thermal vias. A six-layer test board mounting four CSPs was used to simulate a sub-board for ATM switching systems. The thermal resistance of the two CSPs located downstream was about 10% higher than that of the two located upstream. Two CSPs were developed for two types of application-specific ICs: a bus interface controller (BIC) and a peripheral interface circuit (PIC). Both CSPs were 18 mm square with a 0.8-mm outer solder-ball pitch and 256 outer balls. These CSPs occupied areas about 87% and 68% smaller than those of a conventional pin grid array (PGA) and quad flat package (QFP), respectively. The junction temperature of both CSPs satisfied the thermal condition. These high-performance CSPs are thus attractive for use in ATM switching systems.

AB - A plastic chip-scale package (CSP) smaller than conventional ones has been developed and applied to ATM switching systems. It uses a low-cost glass-epoxy substrate. Because glass epoxy is widely used in the printed circuit boards (PCBs) of ATM switching systems, its use in the CSPs mounted on a PCB reduces the difference in thermal expansion between the PCB and CSPs, thus lengthening CSP life. The power plane, ground plane, and thermal vias of the CSP are designed to offset the increased thermal resistance due to the CSP's smaller size. Simulation showed a thermal resistance for this CSP with copper layers and thermal vias of as much as 22% less than that of one with no copper layers or thermal vias. A six-layer test board mounting four CSPs was used to simulate a sub-board for ATM switching systems. The thermal resistance of the two CSPs located downstream was about 10% higher than that of the two located upstream. Two CSPs were developed for two types of application-specific ICs: a bus interface controller (BIC) and a peripheral interface circuit (PIC). Both CSPs were 18 mm square with a 0.8-mm outer solder-ball pitch and 256 outer balls. These CSPs occupied areas about 87% and 68% smaller than those of a conventional pin grid array (PGA) and quad flat package (QFP), respectively. The junction temperature of both CSPs satisfied the thermal condition. These high-performance CSPs are thus attractive for use in ATM switching systems.

UR - http://www.scopus.com/inward/record.url?scp=0032231032&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032231032&partnerID=8YFLogxK

M3 - Chapter

SP - 30

EP - 35

BT - Proceedings of the Electronic Packaging Technology Conference, EPTC

PB - IEEE

ER -