Digital rosetta stone

A sealed permanent memory with inductive-coupling power and data link

Yuan Yuxiang, Noriyuki Miura, Shigeki Imai, Hiroyuki Ochi, Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

25 Citations (Scopus)

Abstract

A permanent memory system is prototyped in 0.18μm CMOS. Data is stored in MROM, and stacked wafers are completely sealed to avoid erosion. Power and data links are provided by inductive coupling. Interleaved power and data transmission eliminates interference. From a distance of 0.2mm, 56mW is delivered with a ripple of 33.6mV. A data rate of over 150Mb/s with BER < 10 -12 is achieved.

Original languageEnglish
Title of host publicationIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Pages26-27
Number of pages2
Publication statusPublished - 2009
Event2009 Symposium on VLSI Circuits - Kyoto, Japan
Duration: 2009 Jun 162009 Jun 18

Other

Other2009 Symposium on VLSI Circuits
CountryJapan
CityKyoto
Period09/6/1609/6/18

Fingerprint

Power transmission
Data communication systems
Erosion
Data storage equipment

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Yuxiang, Y., Miura, N., Imai, S., Ochi, H., & Kuroda, T. (2009). Digital rosetta stone: A sealed permanent memory with inductive-coupling power and data link. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers (pp. 26-27). [5205329]

Digital rosetta stone : A sealed permanent memory with inductive-coupling power and data link. / Yuxiang, Yuan; Miura, Noriyuki; Imai, Shigeki; Ochi, Hiroyuki; Kuroda, Tadahiro.

IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2009. p. 26-27 5205329.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yuxiang, Y, Miura, N, Imai, S, Ochi, H & Kuroda, T 2009, Digital rosetta stone: A sealed permanent memory with inductive-coupling power and data link. in IEEE Symposium on VLSI Circuits, Digest of Technical Papers., 5205329, pp. 26-27, 2009 Symposium on VLSI Circuits, Kyoto, Japan, 09/6/16.
Yuxiang Y, Miura N, Imai S, Ochi H, Kuroda T. Digital rosetta stone: A sealed permanent memory with inductive-coupling power and data link. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2009. p. 26-27. 5205329
Yuxiang, Yuan ; Miura, Noriyuki ; Imai, Shigeki ; Ochi, Hiroyuki ; Kuroda, Tadahiro. / Digital rosetta stone : A sealed permanent memory with inductive-coupling power and data link. IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2009. pp. 26-27
@inproceedings{8c4ec14502674203bb9849234618ddce,
title = "Digital rosetta stone: A sealed permanent memory with inductive-coupling power and data link",
abstract = "A permanent memory system is prototyped in 0.18μm CMOS. Data is stored in MROM, and stacked wafers are completely sealed to avoid erosion. Power and data links are provided by inductive coupling. Interleaved power and data transmission eliminates interference. From a distance of 0.2mm, 56mW is delivered with a ripple of 33.6mV. A data rate of over 150Mb/s with BER < 10 -12 is achieved.",
author = "Yuan Yuxiang and Noriyuki Miura and Shigeki Imai and Hiroyuki Ochi and Tadahiro Kuroda",
year = "2009",
language = "English",
isbn = "9784863480018",
pages = "26--27",
booktitle = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

}

TY - GEN

T1 - Digital rosetta stone

T2 - A sealed permanent memory with inductive-coupling power and data link

AU - Yuxiang, Yuan

AU - Miura, Noriyuki

AU - Imai, Shigeki

AU - Ochi, Hiroyuki

AU - Kuroda, Tadahiro

PY - 2009

Y1 - 2009

N2 - A permanent memory system is prototyped in 0.18μm CMOS. Data is stored in MROM, and stacked wafers are completely sealed to avoid erosion. Power and data links are provided by inductive coupling. Interleaved power and data transmission eliminates interference. From a distance of 0.2mm, 56mW is delivered with a ripple of 33.6mV. A data rate of over 150Mb/s with BER < 10 -12 is achieved.

AB - A permanent memory system is prototyped in 0.18μm CMOS. Data is stored in MROM, and stacked wafers are completely sealed to avoid erosion. Power and data links are provided by inductive coupling. Interleaved power and data transmission eliminates interference. From a distance of 0.2mm, 56mW is delivered with a ripple of 33.6mV. A data rate of over 150Mb/s with BER < 10 -12 is achieved.

UR - http://www.scopus.com/inward/record.url?scp=70449376994&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70449376994&partnerID=8YFLogxK

M3 - Conference contribution

SN - 9784863480018

SP - 26

EP - 27

BT - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

ER -