Dynamic Architecture and Frequency Scaling in 0.8-1.2 GS/s 7 b Subranging ADC

Kentaro Yoshioka, Ryo Saito, Takumi Danjo, Sanroku Tsukamoto, Hiroki Ishikuro

Research output: Contribution to journalArticle

7 Citations (Scopus)

Abstract

Dynamic Architecture and Frequency Scaling (DAFS) is shown to realize superlinear power scaling in high-speed analog-to-digital converters (ADCs). To achieve both high-speed operation and low power consumption, the ADC architecture is reconfigured between binary search and flash every clock cycle, relying on the conversion delay. The proposed binary search/flash architecture reconfigurable ADC can be implemented with only a small modification to conventional binary search ADCs. By live configuring, the flash operation is adaptively performed when an excess delay is detected. DAFS not only significantly improves the power scaling but also compensates for transistor speed shifts due to process, voltage and temperature (PVT) variations. Therefore, DAFS can be used to improve the design margin of high-speed ADCs. A prototype subranging ADC fabricated in 65 nm CMOS technology operates up to 1220 MS/s and achieves an SNDR of 36.2 dB with a Nyquist input frequency. DAFS is active between 820-1220 MS/s and achieves peak power reduction of 30%, when compared with the power scaling when DAFS is disabled. A peak FoM of 85 fJ/conv. was obtained at 820 MS/s, which is nearly a twofold improvement over that of previously reported subranging ADCs.

Original languageEnglish
Article number7017461
Pages (from-to)932-945
Number of pages14
JournalIEEE Journal of Solid-State Circuits
Volume50
Issue number4
DOIs
Publication statusPublished - 2015 Apr 1

Fingerprint

Digital to analog conversion
Reconfigurable architectures
Clocks
Transistors
Electric power utilization
Electric potential

Keywords

  • Binary search ADC
  • dynamic architecture and frequency scaling (DAFS)
  • flash ADC
  • high-speed
  • power scaling
  • subranging ADC

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Dynamic Architecture and Frequency Scaling in 0.8-1.2 GS/s 7 b Subranging ADC. / Yoshioka, Kentaro; Saito, Ryo; Danjo, Takumi; Tsukamoto, Sanroku; Ishikuro, Hiroki.

In: IEEE Journal of Solid-State Circuits, Vol. 50, No. 4, 7017461, 01.04.2015, p. 932-945.

Research output: Contribution to journalArticle

Yoshioka, Kentaro ; Saito, Ryo ; Danjo, Takumi ; Tsukamoto, Sanroku ; Ishikuro, Hiroki. / Dynamic Architecture and Frequency Scaling in 0.8-1.2 GS/s 7 b Subranging ADC. In: IEEE Journal of Solid-State Circuits. 2015 ; Vol. 50, No. 4. pp. 932-945.
@article{90ac7cf384d2468c8fc76e654088240f,
title = "Dynamic Architecture and Frequency Scaling in 0.8-1.2 GS/s 7 b Subranging ADC",
abstract = "Dynamic Architecture and Frequency Scaling (DAFS) is shown to realize superlinear power scaling in high-speed analog-to-digital converters (ADCs). To achieve both high-speed operation and low power consumption, the ADC architecture is reconfigured between binary search and flash every clock cycle, relying on the conversion delay. The proposed binary search/flash architecture reconfigurable ADC can be implemented with only a small modification to conventional binary search ADCs. By live configuring, the flash operation is adaptively performed when an excess delay is detected. DAFS not only significantly improves the power scaling but also compensates for transistor speed shifts due to process, voltage and temperature (PVT) variations. Therefore, DAFS can be used to improve the design margin of high-speed ADCs. A prototype subranging ADC fabricated in 65 nm CMOS technology operates up to 1220 MS/s and achieves an SNDR of 36.2 dB with a Nyquist input frequency. DAFS is active between 820-1220 MS/s and achieves peak power reduction of 30{\%}, when compared with the power scaling when DAFS is disabled. A peak FoM of 85 fJ/conv. was obtained at 820 MS/s, which is nearly a twofold improvement over that of previously reported subranging ADCs.",
keywords = "Binary search ADC, dynamic architecture and frequency scaling (DAFS), flash ADC, high-speed, power scaling, subranging ADC",
author = "Kentaro Yoshioka and Ryo Saito and Takumi Danjo and Sanroku Tsukamoto and Hiroki Ishikuro",
year = "2015",
month = "4",
day = "1",
doi = "10.1109/JSSC.2014.2387191",
language = "English",
volume = "50",
pages = "932--945",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - Dynamic Architecture and Frequency Scaling in 0.8-1.2 GS/s 7 b Subranging ADC

AU - Yoshioka, Kentaro

AU - Saito, Ryo

AU - Danjo, Takumi

AU - Tsukamoto, Sanroku

AU - Ishikuro, Hiroki

PY - 2015/4/1

Y1 - 2015/4/1

N2 - Dynamic Architecture and Frequency Scaling (DAFS) is shown to realize superlinear power scaling in high-speed analog-to-digital converters (ADCs). To achieve both high-speed operation and low power consumption, the ADC architecture is reconfigured between binary search and flash every clock cycle, relying on the conversion delay. The proposed binary search/flash architecture reconfigurable ADC can be implemented with only a small modification to conventional binary search ADCs. By live configuring, the flash operation is adaptively performed when an excess delay is detected. DAFS not only significantly improves the power scaling but also compensates for transistor speed shifts due to process, voltage and temperature (PVT) variations. Therefore, DAFS can be used to improve the design margin of high-speed ADCs. A prototype subranging ADC fabricated in 65 nm CMOS technology operates up to 1220 MS/s and achieves an SNDR of 36.2 dB with a Nyquist input frequency. DAFS is active between 820-1220 MS/s and achieves peak power reduction of 30%, when compared with the power scaling when DAFS is disabled. A peak FoM of 85 fJ/conv. was obtained at 820 MS/s, which is nearly a twofold improvement over that of previously reported subranging ADCs.

AB - Dynamic Architecture and Frequency Scaling (DAFS) is shown to realize superlinear power scaling in high-speed analog-to-digital converters (ADCs). To achieve both high-speed operation and low power consumption, the ADC architecture is reconfigured between binary search and flash every clock cycle, relying on the conversion delay. The proposed binary search/flash architecture reconfigurable ADC can be implemented with only a small modification to conventional binary search ADCs. By live configuring, the flash operation is adaptively performed when an excess delay is detected. DAFS not only significantly improves the power scaling but also compensates for transistor speed shifts due to process, voltage and temperature (PVT) variations. Therefore, DAFS can be used to improve the design margin of high-speed ADCs. A prototype subranging ADC fabricated in 65 nm CMOS technology operates up to 1220 MS/s and achieves an SNDR of 36.2 dB with a Nyquist input frequency. DAFS is active between 820-1220 MS/s and achieves peak power reduction of 30%, when compared with the power scaling when DAFS is disabled. A peak FoM of 85 fJ/conv. was obtained at 820 MS/s, which is nearly a twofold improvement over that of previously reported subranging ADCs.

KW - Binary search ADC

KW - dynamic architecture and frequency scaling (DAFS)

KW - flash ADC

KW - high-speed

KW - power scaling

KW - subranging ADC

UR - http://www.scopus.com/inward/record.url?scp=85027958629&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85027958629&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2014.2387191

DO - 10.1109/JSSC.2014.2387191

M3 - Article

AN - SCOPUS:85027958629

VL - 50

SP - 932

EP - 945

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

M1 - 7017461

ER -