Dynamic deficit round-robin scheduler for 5-Tb/s switch using wavelength routing

K. Yamakoshi, E. Oki, Naoaki Yamanaka

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

A dynamic deficit round-robin (DDRR) scheduling scheme for a 5-Tb/s switch is proposed. DDRR is a DRR-based packet scheduler and it can satisfy the max-min fair share. However, DRR cannot satisfy both high throughput and delay requirements. DDRR resolves the problem by changing the granularity for deficit counters according to the packet lengths at queue heads. Simulation results showing the efficiency of DDRR are presented and an implementation of DDRR for the switch is also described.

Original languageEnglish
Title of host publicationIEEE International Conference on High Performance Switching and Routing, HPSR
PublisherIEEE Computer Society
Pages204-208
Number of pages5
ISBN (Print)488552184X, 9784885521843
DOIs
Publication statusPublished - 2002
Externally publishedYes
Event2002 Workshop on High Performance Switching and Routing: Merging Optical and IP Technologies, HPSR 2002 - Kobe, Japan
Duration: 2002 May 262002 May 29

Other

Other2002 Workshop on High Performance Switching and Routing: Merging Optical and IP Technologies, HPSR 2002
CountryJapan
CityKobe
Period02/5/2602/5/29

Fingerprint

Switches
Wavelength
Scheduling
Throughput

Keywords

  • deficit
  • delay
  • DRR
  • packet
  • scheduler
  • switch

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Yamakoshi, K., Oki, E., & Yamanaka, N. (2002). Dynamic deficit round-robin scheduler for 5-Tb/s switch using wavelength routing. In IEEE International Conference on High Performance Switching and Routing, HPSR (pp. 204-208). [1024236] IEEE Computer Society. https://doi.org/10.1109/HPSR.2002.1024236

Dynamic deficit round-robin scheduler for 5-Tb/s switch using wavelength routing. / Yamakoshi, K.; Oki, E.; Yamanaka, Naoaki.

IEEE International Conference on High Performance Switching and Routing, HPSR. IEEE Computer Society, 2002. p. 204-208 1024236.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yamakoshi, K, Oki, E & Yamanaka, N 2002, Dynamic deficit round-robin scheduler for 5-Tb/s switch using wavelength routing. in IEEE International Conference on High Performance Switching and Routing, HPSR., 1024236, IEEE Computer Society, pp. 204-208, 2002 Workshop on High Performance Switching and Routing: Merging Optical and IP Technologies, HPSR 2002, Kobe, Japan, 02/5/26. https://doi.org/10.1109/HPSR.2002.1024236
Yamakoshi K, Oki E, Yamanaka N. Dynamic deficit round-robin scheduler for 5-Tb/s switch using wavelength routing. In IEEE International Conference on High Performance Switching and Routing, HPSR. IEEE Computer Society. 2002. p. 204-208. 1024236 https://doi.org/10.1109/HPSR.2002.1024236
Yamakoshi, K. ; Oki, E. ; Yamanaka, Naoaki. / Dynamic deficit round-robin scheduler for 5-Tb/s switch using wavelength routing. IEEE International Conference on High Performance Switching and Routing, HPSR. IEEE Computer Society, 2002. pp. 204-208
@inproceedings{7b969532dab34544abff9e9814b968b0,
title = "Dynamic deficit round-robin scheduler for 5-Tb/s switch using wavelength routing",
abstract = "A dynamic deficit round-robin (DDRR) scheduling scheme for a 5-Tb/s switch is proposed. DDRR is a DRR-based packet scheduler and it can satisfy the max-min fair share. However, DRR cannot satisfy both high throughput and delay requirements. DDRR resolves the problem by changing the granularity for deficit counters according to the packet lengths at queue heads. Simulation results showing the efficiency of DDRR are presented and an implementation of DDRR for the switch is also described.",
keywords = "deficit, delay, DRR, packet, scheduler, switch",
author = "K. Yamakoshi and E. Oki and Naoaki Yamanaka",
year = "2002",
doi = "10.1109/HPSR.2002.1024236",
language = "English",
isbn = "488552184X",
pages = "204--208",
booktitle = "IEEE International Conference on High Performance Switching and Routing, HPSR",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - Dynamic deficit round-robin scheduler for 5-Tb/s switch using wavelength routing

AU - Yamakoshi, K.

AU - Oki, E.

AU - Yamanaka, Naoaki

PY - 2002

Y1 - 2002

N2 - A dynamic deficit round-robin (DDRR) scheduling scheme for a 5-Tb/s switch is proposed. DDRR is a DRR-based packet scheduler and it can satisfy the max-min fair share. However, DRR cannot satisfy both high throughput and delay requirements. DDRR resolves the problem by changing the granularity for deficit counters according to the packet lengths at queue heads. Simulation results showing the efficiency of DDRR are presented and an implementation of DDRR for the switch is also described.

AB - A dynamic deficit round-robin (DDRR) scheduling scheme for a 5-Tb/s switch is proposed. DDRR is a DRR-based packet scheduler and it can satisfy the max-min fair share. However, DRR cannot satisfy both high throughput and delay requirements. DDRR resolves the problem by changing the granularity for deficit counters according to the packet lengths at queue heads. Simulation results showing the efficiency of DDRR are presented and an implementation of DDRR for the switch is also described.

KW - deficit

KW - delay

KW - DRR

KW - packet

KW - scheduler

KW - switch

UR - http://www.scopus.com/inward/record.url?scp=84905465773&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84905465773&partnerID=8YFLogxK

U2 - 10.1109/HPSR.2002.1024236

DO - 10.1109/HPSR.2002.1024236

M3 - Conference contribution

AN - SCOPUS:84905465773

SN - 488552184X

SN - 9784885521843

SP - 204

EP - 208

BT - IEEE International Conference on High Performance Switching and Routing, HPSR

PB - IEEE Computer Society

ER -