Dynamic Voltage and Frequency Scaling for real-time scheduling on a prioritized SMT processor

Kei Fujii, Hiroyuki Chishiro, Hiroki Matsutani, Nobuyuki Yamasaki

Research output: Chapter in Book/Report/Conference proceedingConference contribution

5 Citations (Scopus)

Abstract

Cyber Physical Systems are composed of many embedded systems which monitor and control the physical processes for tight integrations of computation and physical processes. Such embedded systems require not only real-time capabilities but also high throughput and low power consumption. High throughput is mainly achieved by parallel architectures such as Simultaneous Multithreading (SMT) and Chip Multiprocessor (CMP), and low power consumption is mainly achieved by Real-Time Dynamic Voltage and Frequency Scaling (RT-DVFS) under the real-time constraint. In this paper, we present a RT-DVFS algorithm called Hetero Efficiency to Logical Processor (HeLP) which can reduce power consumption easily and effectively in prioritized SMT processors. We also present Hetero Efficiency to Logical Processor with Temporal Migration (HeLP-TM) which applies the temporal migration technique to HeLP. Simulation results show that HeLP can reduce power consumption effectively and HeLPTM is more effective than HeLP.

Original languageEnglish
Title of host publicationProceedings - 1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Workshop Held During RTCSA 2011
Pages9-15
Number of pages7
Volume2
DOIs
Publication statusPublished - 2011
Event1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Co-located with the 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011 - Toyama, Japan
Duration: 2011 Aug 282011 Aug 31

Other

Other1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Co-located with the 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011
CountryJapan
CityToyama
Period11/8/2811/8/31

Fingerprint

Scheduling
Electric power utilization
Embedded systems
Throughput
Parallel architectures
Voltage scaling
Dynamic frequency scaling

Keywords

  • Embedded and real-time systems
  • Prioritized SMT processor
  • Real-time Dynamic Voltage and Frequency Scaling
  • RMT processor

ASJC Scopus subject areas

  • Computer Science Applications
  • Computer Networks and Communications

Cite this

Fujii, K., Chishiro, H., Matsutani, H., & Yamasaki, N. (2011). Dynamic Voltage and Frequency Scaling for real-time scheduling on a prioritized SMT processor. In Proceedings - 1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Workshop Held During RTCSA 2011 (Vol. 2, pp. 9-15). [602902] https://doi.org/10.1109/RTCSA.2011.78

Dynamic Voltage and Frequency Scaling for real-time scheduling on a prioritized SMT processor. / Fujii, Kei; Chishiro, Hiroyuki; Matsutani, Hiroki; Yamasaki, Nobuyuki.

Proceedings - 1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Workshop Held During RTCSA 2011. Vol. 2 2011. p. 9-15 602902.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Fujii, K, Chishiro, H, Matsutani, H & Yamasaki, N 2011, Dynamic Voltage and Frequency Scaling for real-time scheduling on a prioritized SMT processor. in Proceedings - 1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Workshop Held During RTCSA 2011. vol. 2, 602902, pp. 9-15, 1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Co-located with the 17th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2011, Toyama, Japan, 11/8/28. https://doi.org/10.1109/RTCSA.2011.78
Fujii K, Chishiro H, Matsutani H, Yamasaki N. Dynamic Voltage and Frequency Scaling for real-time scheduling on a prioritized SMT processor. In Proceedings - 1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Workshop Held During RTCSA 2011. Vol. 2. 2011. p. 9-15. 602902 https://doi.org/10.1109/RTCSA.2011.78
Fujii, Kei ; Chishiro, Hiroyuki ; Matsutani, Hiroki ; Yamasaki, Nobuyuki. / Dynamic Voltage and Frequency Scaling for real-time scheduling on a prioritized SMT processor. Proceedings - 1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Workshop Held During RTCSA 2011. Vol. 2 2011. pp. 9-15
@inproceedings{08a572aa90b641b19cc4a987729a18a1,
title = "Dynamic Voltage and Frequency Scaling for real-time scheduling on a prioritized SMT processor",
abstract = "Cyber Physical Systems are composed of many embedded systems which monitor and control the physical processes for tight integrations of computation and physical processes. Such embedded systems require not only real-time capabilities but also high throughput and low power consumption. High throughput is mainly achieved by parallel architectures such as Simultaneous Multithreading (SMT) and Chip Multiprocessor (CMP), and low power consumption is mainly achieved by Real-Time Dynamic Voltage and Frequency Scaling (RT-DVFS) under the real-time constraint. In this paper, we present a RT-DVFS algorithm called Hetero Efficiency to Logical Processor (HeLP) which can reduce power consumption easily and effectively in prioritized SMT processors. We also present Hetero Efficiency to Logical Processor with Temporal Migration (HeLP-TM) which applies the temporal migration technique to HeLP. Simulation results show that HeLP can reduce power consumption effectively and HeLPTM is more effective than HeLP.",
keywords = "Embedded and real-time systems, Prioritized SMT processor, Real-time Dynamic Voltage and Frequency Scaling, RMT processor",
author = "Kei Fujii and Hiroyuki Chishiro and Hiroki Matsutani and Nobuyuki Yamasaki",
year = "2011",
doi = "10.1109/RTCSA.2011.78",
language = "English",
isbn = "9780769545028",
volume = "2",
pages = "9--15",
booktitle = "Proceedings - 1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Workshop Held During RTCSA 2011",

}

TY - GEN

T1 - Dynamic Voltage and Frequency Scaling for real-time scheduling on a prioritized SMT processor

AU - Fujii, Kei

AU - Chishiro, Hiroyuki

AU - Matsutani, Hiroki

AU - Yamasaki, Nobuyuki

PY - 2011

Y1 - 2011

N2 - Cyber Physical Systems are composed of many embedded systems which monitor and control the physical processes for tight integrations of computation and physical processes. Such embedded systems require not only real-time capabilities but also high throughput and low power consumption. High throughput is mainly achieved by parallel architectures such as Simultaneous Multithreading (SMT) and Chip Multiprocessor (CMP), and low power consumption is mainly achieved by Real-Time Dynamic Voltage and Frequency Scaling (RT-DVFS) under the real-time constraint. In this paper, we present a RT-DVFS algorithm called Hetero Efficiency to Logical Processor (HeLP) which can reduce power consumption easily and effectively in prioritized SMT processors. We also present Hetero Efficiency to Logical Processor with Temporal Migration (HeLP-TM) which applies the temporal migration technique to HeLP. Simulation results show that HeLP can reduce power consumption effectively and HeLPTM is more effective than HeLP.

AB - Cyber Physical Systems are composed of many embedded systems which monitor and control the physical processes for tight integrations of computation and physical processes. Such embedded systems require not only real-time capabilities but also high throughput and low power consumption. High throughput is mainly achieved by parallel architectures such as Simultaneous Multithreading (SMT) and Chip Multiprocessor (CMP), and low power consumption is mainly achieved by Real-Time Dynamic Voltage and Frequency Scaling (RT-DVFS) under the real-time constraint. In this paper, we present a RT-DVFS algorithm called Hetero Efficiency to Logical Processor (HeLP) which can reduce power consumption easily and effectively in prioritized SMT processors. We also present Hetero Efficiency to Logical Processor with Temporal Migration (HeLP-TM) which applies the temporal migration technique to HeLP. Simulation results show that HeLP can reduce power consumption effectively and HeLPTM is more effective than HeLP.

KW - Embedded and real-time systems

KW - Prioritized SMT processor

KW - Real-time Dynamic Voltage and Frequency Scaling

KW - RMT processor

UR - http://www.scopus.com/inward/record.url?scp=84855556861&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84855556861&partnerID=8YFLogxK

U2 - 10.1109/RTCSA.2011.78

DO - 10.1109/RTCSA.2011.78

M3 - Conference contribution

AN - SCOPUS:84855556861

SN - 9780769545028

VL - 2

SP - 9

EP - 15

BT - Proceedings - 1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Workshop Held During RTCSA 2011

ER -