Fabrication of Si nanostructures for single electron device applications by anisotropic etching

Toshiro Hiramoto, Hiroki Ishikuro, Kenichi Saito, Tomoyuki Fujii, Takuya Saraya, Gen Hashiguchi, Toshiaki Ikoma

Research output: Contribution to journalArticle

19 Citations (Scopus)

Abstract

Si nanostructures for single electron device applications are successfully fabricated using a newly developed anisotropic etching technique. The minimum size of the Si nanostructures is about 10 nm, which is much smaller than the lithography limit. The novel process involves two anisotropic etching steps and one selective oxidation step, and is fully compatible with very large scale integration (VLSI) processes. Scanning electron microscopy (SEM) and atomic force microscopy (AFM) observations indicate that the fabricated nanostructures are very uniform and atomically controlled. This process is promising for the future integration of single electron devices into VLSI chips.

Original languageEnglish
Pages (from-to)6664-6667
Number of pages4
JournalJapanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers
Volume35
Issue number12 SUPPL. B
Publication statusPublished - 1996 Dec
Externally publishedYes

Fingerprint

Electron devices
Anisotropic etching
very large scale integration
Nanostructures
VLSI circuits
etching
Fabrication
fabrication
electrons
lithography
chips
atomic force microscopy
Lithography
oxidation
scanning electron microscopy
Atomic force microscopy
Oxidation
Scanning electron microscopy

Keywords

  • Anisotropic etching
  • MOSFET
  • Si nanostructures
  • Single electron devices
  • VLSI

ASJC Scopus subject areas

  • Physics and Astronomy (miscellaneous)

Cite this

Fabrication of Si nanostructures for single electron device applications by anisotropic etching. / Hiramoto, Toshiro; Ishikuro, Hiroki; Saito, Kenichi; Fujii, Tomoyuki; Saraya, Takuya; Hashiguchi, Gen; Ikoma, Toshiaki.

In: Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, Vol. 35, No. 12 SUPPL. B, 12.1996, p. 6664-6667.

Research output: Contribution to journalArticle

Hiramoto, Toshiro ; Ishikuro, Hiroki ; Saito, Kenichi ; Fujii, Tomoyuki ; Saraya, Takuya ; Hashiguchi, Gen ; Ikoma, Toshiaki. / Fabrication of Si nanostructures for single electron device applications by anisotropic etching. In: Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers. 1996 ; Vol. 35, No. 12 SUPPL. B. pp. 6664-6667.
@article{2ca370b8556a4178be7b193130fd22cf,
title = "Fabrication of Si nanostructures for single electron device applications by anisotropic etching",
abstract = "Si nanostructures for single electron device applications are successfully fabricated using a newly developed anisotropic etching technique. The minimum size of the Si nanostructures is about 10 nm, which is much smaller than the lithography limit. The novel process involves two anisotropic etching steps and one selective oxidation step, and is fully compatible with very large scale integration (VLSI) processes. Scanning electron microscopy (SEM) and atomic force microscopy (AFM) observations indicate that the fabricated nanostructures are very uniform and atomically controlled. This process is promising for the future integration of single electron devices into VLSI chips.",
keywords = "Anisotropic etching, MOSFET, Si nanostructures, Single electron devices, VLSI",
author = "Toshiro Hiramoto and Hiroki Ishikuro and Kenichi Saito and Tomoyuki Fujii and Takuya Saraya and Gen Hashiguchi and Toshiaki Ikoma",
year = "1996",
month = "12",
language = "English",
volume = "35",
pages = "6664--6667",
journal = "Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes",
issn = "0021-4922",
publisher = "Japan Society of Applied Physics",
number = "12 SUPPL. B",

}

TY - JOUR

T1 - Fabrication of Si nanostructures for single electron device applications by anisotropic etching

AU - Hiramoto, Toshiro

AU - Ishikuro, Hiroki

AU - Saito, Kenichi

AU - Fujii, Tomoyuki

AU - Saraya, Takuya

AU - Hashiguchi, Gen

AU - Ikoma, Toshiaki

PY - 1996/12

Y1 - 1996/12

N2 - Si nanostructures for single electron device applications are successfully fabricated using a newly developed anisotropic etching technique. The minimum size of the Si nanostructures is about 10 nm, which is much smaller than the lithography limit. The novel process involves two anisotropic etching steps and one selective oxidation step, and is fully compatible with very large scale integration (VLSI) processes. Scanning electron microscopy (SEM) and atomic force microscopy (AFM) observations indicate that the fabricated nanostructures are very uniform and atomically controlled. This process is promising for the future integration of single electron devices into VLSI chips.

AB - Si nanostructures for single electron device applications are successfully fabricated using a newly developed anisotropic etching technique. The minimum size of the Si nanostructures is about 10 nm, which is much smaller than the lithography limit. The novel process involves two anisotropic etching steps and one selective oxidation step, and is fully compatible with very large scale integration (VLSI) processes. Scanning electron microscopy (SEM) and atomic force microscopy (AFM) observations indicate that the fabricated nanostructures are very uniform and atomically controlled. This process is promising for the future integration of single electron devices into VLSI chips.

KW - Anisotropic etching

KW - MOSFET

KW - Si nanostructures

KW - Single electron devices

KW - VLSI

UR - http://www.scopus.com/inward/record.url?scp=0000003918&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0000003918&partnerID=8YFLogxK

M3 - Article

VL - 35

SP - 6664

EP - 6667

JO - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

JF - Japanese Journal of Applied Physics, Part 1: Regular Papers & Short Notes

SN - 0021-4922

IS - 12 SUPPL. B

ER -