Zhao, L, Ikebuchi, D, Saito, Y, Kamata, M, Seki, N, Kojima, Y
, Amano, H, Koyama, S, Hashida, T, Umahashi, Y, Masuda, D, Usami, K, Kimura, K, Namiki, M, Takeda, S, Nakamura, H
& Kondo, M 2011,
Geyser-2: The second prototype CPU with fine-grained run-time power gating. in
2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011., 5722310, Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC, pp. 87-88, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, Yokohama, Japan,
11/1/25.
https://doi.org/10.1109/ASPDAC.2011.5722310