Hardware accelerator for data anonymization using dynamic partial reconfiguration

Sota Sawaguchi, Hiroaki Nishi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Smart City is a promising infrastructure for our near future community systems. It is predicted that more and more sensor devices and computing resources will be deployed in access networks because of the Internet of Things (IoT). This movement can create a wide variety of new applications with different requirements of delay, privacy and locality. Smart community dictates less than 10ms communication as a control interval in order not to disturb the lifeline systems, such as power supply. As such, future devices should have the following attributes: low-power, low-latency, and flexibility for various applications. In this paper, we propose an energy-aware, low-latency, and flexible local device, such as gateway or coordinator, which integrates an SoC FPGA with dynamic partial reconfiguration (DPR) feature to grapple with data anonymization. The data anonymization is important to protect private information in smart community because domestic human activities can be, for example, estimated by exploiting electric power consumption data, which is known as nonintrusive load monitoring (NILM). However, anonymization operations usually require processing cost at the order of O(n2) where n denotes the number of data in a privacy processing window. In case of encapsulating privacy information in a local network, privacy preserving computation should be achieved in a local device. Hence, we have implemented four primitive operations using DPR for various anonymization purposes. The proposed system achieves 18-328 times better performance and 10-200 times lower power consumption in every primitive anonymization method than Raspberry Pi 2 Model B.

Original languageEnglish
Title of host publication2016 IEEE International Conference on Smart Grid Communications, SmartGridComm 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages98-103
Number of pages6
ISBN (Electronic)9781509040759
DOIs
Publication statusPublished - 2016 Dec 8
Event7th IEEE International Conference on Smart Grid Communications, SmartGridComm 2016 - Sydney, Australia
Duration: 2016 Nov 62016 Nov 9

Other

Other7th IEEE International Conference on Smart Grid Communications, SmartGridComm 2016
CountryAustralia
CitySydney
Period16/11/616/11/9

Fingerprint

Hardware Accelerator
Reconfiguration
Particle accelerators
Electric power utilization
Privacy
Hardware
Partial
Processing
Power Consumption
Latency
Field programmable gate arrays (FPGA)
Internet of Things
Private Information
Monitoring
Privacy Preserving
Communication
Sensors
Gateway
Pi
Locality

Keywords

  • Anonymization
  • Dynamic partial reconfiguration
  • FPGA
  • Smart Community
  • Zynq

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Energy Engineering and Power Technology
  • Control and Optimization
  • Signal Processing

Cite this

Sawaguchi, S., & Nishi, H. (2016). Hardware accelerator for data anonymization using dynamic partial reconfiguration. In 2016 IEEE International Conference on Smart Grid Communications, SmartGridComm 2016 (pp. 98-103). [7778745] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/SmartGridComm.2016.7778745

Hardware accelerator for data anonymization using dynamic partial reconfiguration. / Sawaguchi, Sota; Nishi, Hiroaki.

2016 IEEE International Conference on Smart Grid Communications, SmartGridComm 2016. Institute of Electrical and Electronics Engineers Inc., 2016. p. 98-103 7778745.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sawaguchi, S & Nishi, H 2016, Hardware accelerator for data anonymization using dynamic partial reconfiguration. in 2016 IEEE International Conference on Smart Grid Communications, SmartGridComm 2016., 7778745, Institute of Electrical and Electronics Engineers Inc., pp. 98-103, 7th IEEE International Conference on Smart Grid Communications, SmartGridComm 2016, Sydney, Australia, 16/11/6. https://doi.org/10.1109/SmartGridComm.2016.7778745
Sawaguchi S, Nishi H. Hardware accelerator for data anonymization using dynamic partial reconfiguration. In 2016 IEEE International Conference on Smart Grid Communications, SmartGridComm 2016. Institute of Electrical and Electronics Engineers Inc. 2016. p. 98-103. 7778745 https://doi.org/10.1109/SmartGridComm.2016.7778745
Sawaguchi, Sota ; Nishi, Hiroaki. / Hardware accelerator for data anonymization using dynamic partial reconfiguration. 2016 IEEE International Conference on Smart Grid Communications, SmartGridComm 2016. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 98-103
@inproceedings{6795fc56051e4c12b49e2a45b79a2604,
title = "Hardware accelerator for data anonymization using dynamic partial reconfiguration",
abstract = "Smart City is a promising infrastructure for our near future community systems. It is predicted that more and more sensor devices and computing resources will be deployed in access networks because of the Internet of Things (IoT). This movement can create a wide variety of new applications with different requirements of delay, privacy and locality. Smart community dictates less than 10ms communication as a control interval in order not to disturb the lifeline systems, such as power supply. As such, future devices should have the following attributes: low-power, low-latency, and flexibility for various applications. In this paper, we propose an energy-aware, low-latency, and flexible local device, such as gateway or coordinator, which integrates an SoC FPGA with dynamic partial reconfiguration (DPR) feature to grapple with data anonymization. The data anonymization is important to protect private information in smart community because domestic human activities can be, for example, estimated by exploiting electric power consumption data, which is known as nonintrusive load monitoring (NILM). However, anonymization operations usually require processing cost at the order of O(n2) where n denotes the number of data in a privacy processing window. In case of encapsulating privacy information in a local network, privacy preserving computation should be achieved in a local device. Hence, we have implemented four primitive operations using DPR for various anonymization purposes. The proposed system achieves 18-328 times better performance and 10-200 times lower power consumption in every primitive anonymization method than Raspberry Pi 2 Model B.",
keywords = "Anonymization, Dynamic partial reconfiguration, FPGA, Smart Community, Zynq",
author = "Sota Sawaguchi and Hiroaki Nishi",
year = "2016",
month = "12",
day = "8",
doi = "10.1109/SmartGridComm.2016.7778745",
language = "English",
pages = "98--103",
booktitle = "2016 IEEE International Conference on Smart Grid Communications, SmartGridComm 2016",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - Hardware accelerator for data anonymization using dynamic partial reconfiguration

AU - Sawaguchi, Sota

AU - Nishi, Hiroaki

PY - 2016/12/8

Y1 - 2016/12/8

N2 - Smart City is a promising infrastructure for our near future community systems. It is predicted that more and more sensor devices and computing resources will be deployed in access networks because of the Internet of Things (IoT). This movement can create a wide variety of new applications with different requirements of delay, privacy and locality. Smart community dictates less than 10ms communication as a control interval in order not to disturb the lifeline systems, such as power supply. As such, future devices should have the following attributes: low-power, low-latency, and flexibility for various applications. In this paper, we propose an energy-aware, low-latency, and flexible local device, such as gateway or coordinator, which integrates an SoC FPGA with dynamic partial reconfiguration (DPR) feature to grapple with data anonymization. The data anonymization is important to protect private information in smart community because domestic human activities can be, for example, estimated by exploiting electric power consumption data, which is known as nonintrusive load monitoring (NILM). However, anonymization operations usually require processing cost at the order of O(n2) where n denotes the number of data in a privacy processing window. In case of encapsulating privacy information in a local network, privacy preserving computation should be achieved in a local device. Hence, we have implemented four primitive operations using DPR for various anonymization purposes. The proposed system achieves 18-328 times better performance and 10-200 times lower power consumption in every primitive anonymization method than Raspberry Pi 2 Model B.

AB - Smart City is a promising infrastructure for our near future community systems. It is predicted that more and more sensor devices and computing resources will be deployed in access networks because of the Internet of Things (IoT). This movement can create a wide variety of new applications with different requirements of delay, privacy and locality. Smart community dictates less than 10ms communication as a control interval in order not to disturb the lifeline systems, such as power supply. As such, future devices should have the following attributes: low-power, low-latency, and flexibility for various applications. In this paper, we propose an energy-aware, low-latency, and flexible local device, such as gateway or coordinator, which integrates an SoC FPGA with dynamic partial reconfiguration (DPR) feature to grapple with data anonymization. The data anonymization is important to protect private information in smart community because domestic human activities can be, for example, estimated by exploiting electric power consumption data, which is known as nonintrusive load monitoring (NILM). However, anonymization operations usually require processing cost at the order of O(n2) where n denotes the number of data in a privacy processing window. In case of encapsulating privacy information in a local network, privacy preserving computation should be achieved in a local device. Hence, we have implemented four primitive operations using DPR for various anonymization purposes. The proposed system achieves 18-328 times better performance and 10-200 times lower power consumption in every primitive anonymization method than Raspberry Pi 2 Model B.

KW - Anonymization

KW - Dynamic partial reconfiguration

KW - FPGA

KW - Smart Community

KW - Zynq

UR - http://www.scopus.com/inward/record.url?scp=85010189067&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010189067&partnerID=8YFLogxK

U2 - 10.1109/SmartGridComm.2016.7778745

DO - 10.1109/SmartGridComm.2016.7778745

M3 - Conference contribution

AN - SCOPUS:85010189067

SP - 98

EP - 103

BT - 2016 IEEE International Conference on Smart Grid Communications, SmartGridComm 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -