High-speed ATM switch with input and cross-point buffers

Yukihiro Doi, Naoaki Yamanaka

Research output: Contribution to journalArticle

31 Citations (Scopus)

Abstract

This letter describes a new input and cross-point buffering matrix switching architecture for high-speed ATM switching systems. The proposed switch has input queuing buffers at each input port, and small size buffers for output port arbitration at each cross-point. These two types of buffers share loads using a simple and high-speed retry algorithm. Hardware size is only half that of conventional cross-point buffering switches. In addition, the switch achieves high-throughput at a condition that the switching speed matches the input and output port speed. This switch is expected to enable the development of high-speed ATM switching systems with each port supporting speeds in excess of 1 Gbit/s.

Original languageEnglish
Pages (from-to)310-314
Number of pages5
JournalIEICE Transactions on Communications
VolumeE76-B
Issue number3
Publication statusPublished - 1993 Mar
Externally publishedYes

Fingerprint

Automatic teller machines
Switches
Switching systems
Throughput
Hardware

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

High-speed ATM switch with input and cross-point buffers. / Doi, Yukihiro; Yamanaka, Naoaki.

In: IEICE Transactions on Communications, Vol. E76-B, No. 3, 03.1993, p. 310-314.

Research output: Contribution to journalArticle

@article{55e2c05373684079a5c0fcf8872ef599,
title = "High-speed ATM switch with input and cross-point buffers",
abstract = "This letter describes a new input and cross-point buffering matrix switching architecture for high-speed ATM switching systems. The proposed switch has input queuing buffers at each input port, and small size buffers for output port arbitration at each cross-point. These two types of buffers share loads using a simple and high-speed retry algorithm. Hardware size is only half that of conventional cross-point buffering switches. In addition, the switch achieves high-throughput at a condition that the switching speed matches the input and output port speed. This switch is expected to enable the development of high-speed ATM switching systems with each port supporting speeds in excess of 1 Gbit/s.",
author = "Yukihiro Doi and Naoaki Yamanaka",
year = "1993",
month = "3",
language = "English",
volume = "E76-B",
pages = "310--314",
journal = "IEICE Transactions on Communications",
issn = "0916-8516",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "3",

}

TY - JOUR

T1 - High-speed ATM switch with input and cross-point buffers

AU - Doi, Yukihiro

AU - Yamanaka, Naoaki

PY - 1993/3

Y1 - 1993/3

N2 - This letter describes a new input and cross-point buffering matrix switching architecture for high-speed ATM switching systems. The proposed switch has input queuing buffers at each input port, and small size buffers for output port arbitration at each cross-point. These two types of buffers share loads using a simple and high-speed retry algorithm. Hardware size is only half that of conventional cross-point buffering switches. In addition, the switch achieves high-throughput at a condition that the switching speed matches the input and output port speed. This switch is expected to enable the development of high-speed ATM switching systems with each port supporting speeds in excess of 1 Gbit/s.

AB - This letter describes a new input and cross-point buffering matrix switching architecture for high-speed ATM switching systems. The proposed switch has input queuing buffers at each input port, and small size buffers for output port arbitration at each cross-point. These two types of buffers share loads using a simple and high-speed retry algorithm. Hardware size is only half that of conventional cross-point buffering switches. In addition, the switch achieves high-throughput at a condition that the switching speed matches the input and output port speed. This switch is expected to enable the development of high-speed ATM switching systems with each port supporting speeds in excess of 1 Gbit/s.

UR - http://www.scopus.com/inward/record.url?scp=0027562052&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027562052&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0027562052

VL - E76-B

SP - 310

EP - 314

JO - IEICE Transactions on Communications

JF - IEICE Transactions on Communications

SN - 0916-8516

IS - 3

ER -