High-speed low-power 0.3μm CMOS gate array with variable threshold voltage (VT) scheme

Tadahiro Kuroda, Tetsuya Fujita, Tetsu Nagamatu, Shinichi Yoshioka, Toshikazu Sei, Kenji Matsuo, Yoichiro Hamura, Toshiaki Mori, Masayuki Murota, Masakazu Kakumu, Takayasu Sakurai

Research output: Contribution to journalConference articlepeer-review

35 Citations (Scopus)

Fingerprint Dive into the research topics of 'High-speed low-power 0.3μm CMOS gate array with variable threshold voltage (VT) scheme'. Together they form a unique fingerprint.

Engineering & Materials Science