High-speed switch system for multimedia service nodes

Naoaki Yamanaka, Kimihiro Yamakoshi, Ryusuke Kawano

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

Breakthrough technologies are described for switching hardware and system integration that will enable the development of a Tbit/s-class switching system for multi-service backbone networks. Also described is a switching architecture that is familiar with IP traffic while retaining the advantages of a conventional ATM switch. Following papers describe the newly developed 640-Gbit/s OPTIMA (OPTically Interconnected Multi-stage ATM switch architecture) switching system, including the 640-Gbit/s switching system architecture, 80-Gbit/s switch-element architecture, hardware architecture, and packaging technique.

Original languageEnglish
Pages (from-to)698-705
Number of pages8
JournalNTT R and D
Volume49
Issue number12
Publication statusPublished - 2000
Externally publishedYes

Fingerprint

Multimedia services
Switching systems
Switches
Automatic teller machines
Hardware
Packaging

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Yamanaka, N., Yamakoshi, K., & Kawano, R. (2000). High-speed switch system for multimedia service nodes. NTT R and D, 49(12), 698-705.

High-speed switch system for multimedia service nodes. / Yamanaka, Naoaki; Yamakoshi, Kimihiro; Kawano, Ryusuke.

In: NTT R and D, Vol. 49, No. 12, 2000, p. 698-705.

Research output: Contribution to journalArticle

Yamanaka, N, Yamakoshi, K & Kawano, R 2000, 'High-speed switch system for multimedia service nodes', NTT R and D, vol. 49, no. 12, pp. 698-705.
Yamanaka, Naoaki ; Yamakoshi, Kimihiro ; Kawano, Ryusuke. / High-speed switch system for multimedia service nodes. In: NTT R and D. 2000 ; Vol. 49, No. 12. pp. 698-705.
@article{1b3b9d9c0f3e4475922abe45287ae9ba,
title = "High-speed switch system for multimedia service nodes",
abstract = "Breakthrough technologies are described for switching hardware and system integration that will enable the development of a Tbit/s-class switching system for multi-service backbone networks. Also described is a switching architecture that is familiar with IP traffic while retaining the advantages of a conventional ATM switch. Following papers describe the newly developed 640-Gbit/s OPTIMA (OPTically Interconnected Multi-stage ATM switch architecture) switching system, including the 640-Gbit/s switching system architecture, 80-Gbit/s switch-element architecture, hardware architecture, and packaging technique.",
author = "Naoaki Yamanaka and Kimihiro Yamakoshi and Ryusuke Kawano",
year = "2000",
language = "English",
volume = "49",
pages = "698--705",
journal = "NTT R and D",
issn = "0915-2326",
publisher = "Telecommunications Association",
number = "12",

}

TY - JOUR

T1 - High-speed switch system for multimedia service nodes

AU - Yamanaka, Naoaki

AU - Yamakoshi, Kimihiro

AU - Kawano, Ryusuke

PY - 2000

Y1 - 2000

N2 - Breakthrough technologies are described for switching hardware and system integration that will enable the development of a Tbit/s-class switching system for multi-service backbone networks. Also described is a switching architecture that is familiar with IP traffic while retaining the advantages of a conventional ATM switch. Following papers describe the newly developed 640-Gbit/s OPTIMA (OPTically Interconnected Multi-stage ATM switch architecture) switching system, including the 640-Gbit/s switching system architecture, 80-Gbit/s switch-element architecture, hardware architecture, and packaging technique.

AB - Breakthrough technologies are described for switching hardware and system integration that will enable the development of a Tbit/s-class switching system for multi-service backbone networks. Also described is a switching architecture that is familiar with IP traffic while retaining the advantages of a conventional ATM switch. Following papers describe the newly developed 640-Gbit/s OPTIMA (OPTically Interconnected Multi-stage ATM switch architecture) switching system, including the 640-Gbit/s switching system architecture, 80-Gbit/s switch-element architecture, hardware architecture, and packaging technique.

UR - http://www.scopus.com/inward/record.url?scp=0034468365&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034468365&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0034468365

VL - 49

SP - 698

EP - 705

JO - NTT R and D

JF - NTT R and D

SN - 0915-2326

IS - 12

ER -