HIGH-SPEED TIME DIVISION SWITCH OPERATING AT 256Mb/s.

Naoaki Yamanaka, Masaharu Kawakami, Yasukazu Terada

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

This letter presents the construction of a high-speed time division switching system for the video network, using Si-bipolar super-high-speed RAMs and ECL 100K families. A switching speed of 256 Mb/s and a switching throughput of 2 Gb/s (signal speed 32 Mb/s multiplied by 64 channels) are obtained.

Original languageEnglish
Pages (from-to)570-571
Number of pages2
JournalTransactions of the Institute of Electronics and Communication Engineers of Japan. Section E
VolumeE68
Issue number9
Publication statusPublished - 1985 Sep 1
Externally publishedYes

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint Dive into the research topics of 'HIGH-SPEED TIME DIVISION SWITCH OPERATING AT 256Mb/s.'. Together they form a unique fingerprint.

  • Cite this