Homogeneous multicomputer type DSP system novi for parallel signal processing.

Naohisa Ohta, Tetsurou Fujii, Yukiharu Kanayama, Sadayasu Ono

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

The architecture and performance of a multicomputer-type digital signal processing (DSP) system are discussed. The DSP system, called NOVI, has been created to examine methods for organizing parallel DSP systems and developing parallel programs for a wide range of digital signal processing applications. NOVI presently consists of 36 processing elements (PEs), each using an Inmos Transputer as a CPU. Its parallel-program-development assistant (PDA) system facilitates powerful debugging functions to observe all PE states without any interference to parallel program execution. A parallel-program-development technique using the PDA is discussed. A load-balancing technique on a multicomputer-type DSP is also discussed, focusing on low-bit-rate motion-picture coding. The balancing technique is based on interframe prediction and layered large-grain data flow. The expected performance of the NOVI system is discussed.

Original languageEnglish
Title of host publicationProc Int Conf on Systolic Arrays
PublisherPubl by IEEE
Pages601-610
Number of pages10
ISBN (Print)0818688602
Publication statusPublished - 1988

Fingerprint

Digital signal processing
Signal processing
Computer debugging
Transputers
Motion pictures
Processing
Resource allocation
Program processors
Computer systems

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Ohta, N., Fujii, T., Kanayama, Y., & Ono, S. (1988). Homogeneous multicomputer type DSP system novi for parallel signal processing. In Proc Int Conf on Systolic Arrays (pp. 601-610). Publ by IEEE.

Homogeneous multicomputer type DSP system novi for parallel signal processing. / Ohta, Naohisa; Fujii, Tetsurou; Kanayama, Yukiharu; Ono, Sadayasu.

Proc Int Conf on Systolic Arrays. Publ by IEEE, 1988. p. 601-610.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ohta, N, Fujii, T, Kanayama, Y & Ono, S 1988, Homogeneous multicomputer type DSP system novi for parallel signal processing. in Proc Int Conf on Systolic Arrays. Publ by IEEE, pp. 601-610.
Ohta N, Fujii T, Kanayama Y, Ono S. Homogeneous multicomputer type DSP system novi for parallel signal processing. In Proc Int Conf on Systolic Arrays. Publ by IEEE. 1988. p. 601-610
Ohta, Naohisa ; Fujii, Tetsurou ; Kanayama, Yukiharu ; Ono, Sadayasu. / Homogeneous multicomputer type DSP system novi for parallel signal processing. Proc Int Conf on Systolic Arrays. Publ by IEEE, 1988. pp. 601-610
@inproceedings{f8dda56b2d8f4e1a942d32609170015b,
title = "Homogeneous multicomputer type DSP system novi for parallel signal processing.",
abstract = "The architecture and performance of a multicomputer-type digital signal processing (DSP) system are discussed. The DSP system, called NOVI, has been created to examine methods for organizing parallel DSP systems and developing parallel programs for a wide range of digital signal processing applications. NOVI presently consists of 36 processing elements (PEs), each using an Inmos Transputer as a CPU. Its parallel-program-development assistant (PDA) system facilitates powerful debugging functions to observe all PE states without any interference to parallel program execution. A parallel-program-development technique using the PDA is discussed. A load-balancing technique on a multicomputer-type DSP is also discussed, focusing on low-bit-rate motion-picture coding. The balancing technique is based on interframe prediction and layered large-grain data flow. The expected performance of the NOVI system is discussed.",
author = "Naohisa Ohta and Tetsurou Fujii and Yukiharu Kanayama and Sadayasu Ono",
year = "1988",
language = "English",
isbn = "0818688602",
pages = "601--610",
booktitle = "Proc Int Conf on Systolic Arrays",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Homogeneous multicomputer type DSP system novi for parallel signal processing.

AU - Ohta, Naohisa

AU - Fujii, Tetsurou

AU - Kanayama, Yukiharu

AU - Ono, Sadayasu

PY - 1988

Y1 - 1988

N2 - The architecture and performance of a multicomputer-type digital signal processing (DSP) system are discussed. The DSP system, called NOVI, has been created to examine methods for organizing parallel DSP systems and developing parallel programs for a wide range of digital signal processing applications. NOVI presently consists of 36 processing elements (PEs), each using an Inmos Transputer as a CPU. Its parallel-program-development assistant (PDA) system facilitates powerful debugging functions to observe all PE states without any interference to parallel program execution. A parallel-program-development technique using the PDA is discussed. A load-balancing technique on a multicomputer-type DSP is also discussed, focusing on low-bit-rate motion-picture coding. The balancing technique is based on interframe prediction and layered large-grain data flow. The expected performance of the NOVI system is discussed.

AB - The architecture and performance of a multicomputer-type digital signal processing (DSP) system are discussed. The DSP system, called NOVI, has been created to examine methods for organizing parallel DSP systems and developing parallel programs for a wide range of digital signal processing applications. NOVI presently consists of 36 processing elements (PEs), each using an Inmos Transputer as a CPU. Its parallel-program-development assistant (PDA) system facilitates powerful debugging functions to observe all PE states without any interference to parallel program execution. A parallel-program-development technique using the PDA is discussed. A load-balancing technique on a multicomputer-type DSP is also discussed, focusing on low-bit-rate motion-picture coding. The balancing technique is based on interframe prediction and layered large-grain data flow. The expected performance of the NOVI system is discussed.

UR - http://www.scopus.com/inward/record.url?scp=0024127228&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024127228&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0024127228

SN - 0818688602

SP - 601

EP - 610

BT - Proc Int Conf on Systolic Arrays

PB - Publ by IEEE

ER -