Implementation and evaluation of the mechanisms for low latency communication on DIMMnet-2

Yasuo Miyabe, Akira Kitamura, Yoshihiro Hamada, Tomotaka Miyasiro, Tetsu Izawa, Noboru Tanabe, Hironori Nakajo, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

DIMMnet-2 is a network interface for PC cluster, plugged into a DIMM slot. Connecting network interface into commonly used memory bus reduces the cost of building PC cluster compared with using expensive machines with recent high performance I/O bus like PCIX. Moreover, low latency communication from the host CPU can be achieved. In this paper, implementation of the mechanisms for low latency communication on the DIMMnet-2 prototype board by making the best use of the memory slot is shown. Its latency for 4 Bytes data transfer is only 1.4 μs which is lower than those of InfiniBand and QsNET II on condition those host processes are Intel Xeon.

Original languageEnglish
Title of host publicationLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Pages211-218
Number of pages8
Volume4759 LNCS
Publication statusPublished - 2008
Event6th International Symposium on High Performance Computing, ISHPC 2005 and 1st International Workshop on Advanced Low Power Systems, ALPS 2006 - Nara, Japan
Duration: 2005 Sep 72005 Sep 9

Publication series

NameLecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)
Volume4759 LNCS
ISSN (Print)03029743
ISSN (Electronic)16113349

Other

Other6th International Symposium on High Performance Computing, ISHPC 2005 and 1st International Workshop on Advanced Low Power Systems, ALPS 2006
CountryJapan
CityNara
Period05/9/705/9/9

Fingerprint

Motor Vehicles
Interfaces (computer)
Latency
PC Cluster
Communication
Data storage equipment
Evaluation
Data transfer
Program processors
InfiniBand
Data Transfer
Costs and Cost Analysis
High Performance
Prototype
Costs
Transfer (Psychology)

Keywords

  • DIMMnet-2
  • Network interface
  • PC cluster

ASJC Scopus subject areas

  • Computer Science(all)
  • Biochemistry, Genetics and Molecular Biology(all)
  • Theoretical Computer Science

Cite this

Miyabe, Y., Kitamura, A., Hamada, Y., Miyasiro, T., Izawa, T., Tanabe, N., ... Amano, H. (2008). Implementation and evaluation of the mechanisms for low latency communication on DIMMnet-2. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics) (Vol. 4759 LNCS, pp. 211-218). (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4759 LNCS).

Implementation and evaluation of the mechanisms for low latency communication on DIMMnet-2. / Miyabe, Yasuo; Kitamura, Akira; Hamada, Yoshihiro; Miyasiro, Tomotaka; Izawa, Tetsu; Tanabe, Noboru; Nakajo, Hironori; Amano, Hideharu.

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 4759 LNCS 2008. p. 211-218 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); Vol. 4759 LNCS).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Miyabe, Y, Kitamura, A, Hamada, Y, Miyasiro, T, Izawa, T, Tanabe, N, Nakajo, H & Amano, H 2008, Implementation and evaluation of the mechanisms for low latency communication on DIMMnet-2. in Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). vol. 4759 LNCS, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), vol. 4759 LNCS, pp. 211-218, 6th International Symposium on High Performance Computing, ISHPC 2005 and 1st International Workshop on Advanced Low Power Systems, ALPS 2006, Nara, Japan, 05/9/7.
Miyabe Y, Kitamura A, Hamada Y, Miyasiro T, Izawa T, Tanabe N et al. Implementation and evaluation of the mechanisms for low latency communication on DIMMnet-2. In Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 4759 LNCS. 2008. p. 211-218. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
Miyabe, Yasuo ; Kitamura, Akira ; Hamada, Yoshihiro ; Miyasiro, Tomotaka ; Izawa, Tetsu ; Tanabe, Noboru ; Nakajo, Hironori ; Amano, Hideharu. / Implementation and evaluation of the mechanisms for low latency communication on DIMMnet-2. Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Vol. 4759 LNCS 2008. pp. 211-218 (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)).
@inproceedings{416550131c0442eb8fcb1cfd36852c59,
title = "Implementation and evaluation of the mechanisms for low latency communication on DIMMnet-2",
abstract = "DIMMnet-2 is a network interface for PC cluster, plugged into a DIMM slot. Connecting network interface into commonly used memory bus reduces the cost of building PC cluster compared with using expensive machines with recent high performance I/O bus like PCIX. Moreover, low latency communication from the host CPU can be achieved. In this paper, implementation of the mechanisms for low latency communication on the DIMMnet-2 prototype board by making the best use of the memory slot is shown. Its latency for 4 Bytes data transfer is only 1.4 μs which is lower than those of InfiniBand and QsNET II on condition those host processes are Intel Xeon.",
keywords = "DIMMnet-2, Network interface, PC cluster",
author = "Yasuo Miyabe and Akira Kitamura and Yoshihiro Hamada and Tomotaka Miyasiro and Tetsu Izawa and Noboru Tanabe and Hironori Nakajo and Hideharu Amano",
year = "2008",
language = "English",
isbn = "3540777032",
volume = "4759 LNCS",
series = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",
pages = "211--218",
booktitle = "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)",

}

TY - GEN

T1 - Implementation and evaluation of the mechanisms for low latency communication on DIMMnet-2

AU - Miyabe, Yasuo

AU - Kitamura, Akira

AU - Hamada, Yoshihiro

AU - Miyasiro, Tomotaka

AU - Izawa, Tetsu

AU - Tanabe, Noboru

AU - Nakajo, Hironori

AU - Amano, Hideharu

PY - 2008

Y1 - 2008

N2 - DIMMnet-2 is a network interface for PC cluster, plugged into a DIMM slot. Connecting network interface into commonly used memory bus reduces the cost of building PC cluster compared with using expensive machines with recent high performance I/O bus like PCIX. Moreover, low latency communication from the host CPU can be achieved. In this paper, implementation of the mechanisms for low latency communication on the DIMMnet-2 prototype board by making the best use of the memory slot is shown. Its latency for 4 Bytes data transfer is only 1.4 μs which is lower than those of InfiniBand and QsNET II on condition those host processes are Intel Xeon.

AB - DIMMnet-2 is a network interface for PC cluster, plugged into a DIMM slot. Connecting network interface into commonly used memory bus reduces the cost of building PC cluster compared with using expensive machines with recent high performance I/O bus like PCIX. Moreover, low latency communication from the host CPU can be achieved. In this paper, implementation of the mechanisms for low latency communication on the DIMMnet-2 prototype board by making the best use of the memory slot is shown. Its latency for 4 Bytes data transfer is only 1.4 μs which is lower than those of InfiniBand and QsNET II on condition those host processes are Intel Xeon.

KW - DIMMnet-2

KW - Network interface

KW - PC cluster

UR - http://www.scopus.com/inward/record.url?scp=38549154991&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=38549154991&partnerID=8YFLogxK

M3 - Conference contribution

SN - 3540777032

SN - 9783540777038

VL - 4759 LNCS

T3 - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

SP - 211

EP - 218

BT - Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

ER -