IMPLEMENTATION OF A NEW TYPE DSP PLL USING HIGH PERFORMANCE DSP DSSP-1.

S. Ono, T. Aoyama, Masafumi Hagiwara, M. Nakagawa

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

The authors describe a new digital processing phase lock loop (PLL) implemented on the DSSP 1 high-performance digital signal processor. The new PLL has linear phase comparison characteristics and is called the linear digital PLL. It exhibits fast acquisition without an increase in jitter, its pull-in range is wider, and its steady-state errors and sampling frequency are lower than those of conventional PLLs. It also does not require automatic gain control.

Original languageEnglish
Title of host publicationICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings
PublisherIEEE
Pages2195-2198
Number of pages4
Publication statusPublished - 1986
Externally publishedYes

Fingerprint

Gain control
Digital signal processors
Phase locked loops
Digital signal processing
Jitter
Sampling
automatic gain control
central processing units
acquisition
sampling
low frequencies
vibration

ASJC Scopus subject areas

  • Signal Processing
  • Electrical and Electronic Engineering
  • Acoustics and Ultrasonics

Cite this

Ono, S., Aoyama, T., Hagiwara, M., & Nakagawa, M. (1986). IMPLEMENTATION OF A NEW TYPE DSP PLL USING HIGH PERFORMANCE DSP DSSP-1. In ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings (pp. 2195-2198). IEEE.

IMPLEMENTATION OF A NEW TYPE DSP PLL USING HIGH PERFORMANCE DSP DSSP-1. / Ono, S.; Aoyama, T.; Hagiwara, Masafumi; Nakagawa, M.

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. IEEE, 1986. p. 2195-2198.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ono, S, Aoyama, T, Hagiwara, M & Nakagawa, M 1986, IMPLEMENTATION OF A NEW TYPE DSP PLL USING HIGH PERFORMANCE DSP DSSP-1. in ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. IEEE, pp. 2195-2198.
Ono S, Aoyama T, Hagiwara M, Nakagawa M. IMPLEMENTATION OF A NEW TYPE DSP PLL USING HIGH PERFORMANCE DSP DSSP-1. In ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. IEEE. 1986. p. 2195-2198
Ono, S. ; Aoyama, T. ; Hagiwara, Masafumi ; Nakagawa, M. / IMPLEMENTATION OF A NEW TYPE DSP PLL USING HIGH PERFORMANCE DSP DSSP-1. ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings. IEEE, 1986. pp. 2195-2198
@inproceedings{b8cc88d6faef483db3a57ac73e35a27e,
title = "IMPLEMENTATION OF A NEW TYPE DSP PLL USING HIGH PERFORMANCE DSP DSSP-1.",
abstract = "The authors describe a new digital processing phase lock loop (PLL) implemented on the DSSP 1 high-performance digital signal processor. The new PLL has linear phase comparison characteristics and is called the linear digital PLL. It exhibits fast acquisition without an increase in jitter, its pull-in range is wider, and its steady-state errors and sampling frequency are lower than those of conventional PLLs. It also does not require automatic gain control.",
author = "S. Ono and T. Aoyama and Masafumi Hagiwara and M. Nakagawa",
year = "1986",
language = "English",
pages = "2195--2198",
booktitle = "ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings",
publisher = "IEEE",

}

TY - GEN

T1 - IMPLEMENTATION OF A NEW TYPE DSP PLL USING HIGH PERFORMANCE DSP DSSP-1.

AU - Ono, S.

AU - Aoyama, T.

AU - Hagiwara, Masafumi

AU - Nakagawa, M.

PY - 1986

Y1 - 1986

N2 - The authors describe a new digital processing phase lock loop (PLL) implemented on the DSSP 1 high-performance digital signal processor. The new PLL has linear phase comparison characteristics and is called the linear digital PLL. It exhibits fast acquisition without an increase in jitter, its pull-in range is wider, and its steady-state errors and sampling frequency are lower than those of conventional PLLs. It also does not require automatic gain control.

AB - The authors describe a new digital processing phase lock loop (PLL) implemented on the DSSP 1 high-performance digital signal processor. The new PLL has linear phase comparison characteristics and is called the linear digital PLL. It exhibits fast acquisition without an increase in jitter, its pull-in range is wider, and its steady-state errors and sampling frequency are lower than those of conventional PLLs. It also does not require automatic gain control.

UR - http://www.scopus.com/inward/record.url?scp=0022920128&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0022920128&partnerID=8YFLogxK

M3 - Conference contribution

SP - 2195

EP - 2198

BT - ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

PB - IEEE

ER -