Influence of sampling jitter on discrete time receiver

Mamiko Inamori, Anas M. Bostamam, Yukitoshi Sanada

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In Software De ned Radio (SDR), implementation of RF front-end and Analog-to-Digital Converter (ADC) is an important issue. One type of new schemes proposed for SDR is Discrete Time Receiver (DTR), which processes analog signal directly. In the DTR architecture, the received signal is sampled at radio frequency (RF) and channel selection and demodulation are carried out in the digital domain. This architecture achieves reduction of o -chip components and enables one-chip receiver. However, in this architecture, the sampling jitter generated from phase noise of phase locked loop (PLL) may deteriorate the performance. In this paper, the phase noise of the PLL is modeled and the in uence of the phase noise to the DTR is analyzed. Moreover, the performance of the DTR is evaluated in terms of modulation schemes and signal bandwidth.

Original languageEnglish
Title of host publicationIEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC
Pages2391-2395
Number of pages5
Volume4
Publication statusPublished - 2005
Event2005 IEEE 16th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC 2005 - Berlin, Germany
Duration: 2005 Sep 112005 Sep 14

Other

Other2005 IEEE 16th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC 2005
CountryGermany
CityBerlin
Period05/9/1105/9/14

Fingerprint

Jitter
Phase noise
Sampling
Phase locked loops
Digital to analog conversion
Demodulation
Modulation
Bandwidth

Keywords

  • Discrete time receiver
  • Sampling jitter
  • Software De ned Radio

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Inamori, M., Bostamam, A. M., & Sanada, Y. (2005). Influence of sampling jitter on discrete time receiver. In IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC (Vol. 4, pp. 2391-2395). [1651871]

Influence of sampling jitter on discrete time receiver. / Inamori, Mamiko; Bostamam, Anas M.; Sanada, Yukitoshi.

IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC. Vol. 4 2005. p. 2391-2395 1651871.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Inamori, M, Bostamam, AM & Sanada, Y 2005, Influence of sampling jitter on discrete time receiver. in IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC. vol. 4, 1651871, pp. 2391-2395, 2005 IEEE 16th International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC 2005, Berlin, Germany, 05/9/11.
Inamori M, Bostamam AM, Sanada Y. Influence of sampling jitter on discrete time receiver. In IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC. Vol. 4. 2005. p. 2391-2395. 1651871
Inamori, Mamiko ; Bostamam, Anas M. ; Sanada, Yukitoshi. / Influence of sampling jitter on discrete time receiver. IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC. Vol. 4 2005. pp. 2391-2395
@inproceedings{2514c36372dc4add859fdb338f1fe05e,
title = "Influence of sampling jitter on discrete time receiver",
abstract = "In Software De ned Radio (SDR), implementation of RF front-end and Analog-to-Digital Converter (ADC) is an important issue. One type of new schemes proposed for SDR is Discrete Time Receiver (DTR), which processes analog signal directly. In the DTR architecture, the received signal is sampled at radio frequency (RF) and channel selection and demodulation are carried out in the digital domain. This architecture achieves reduction of o -chip components and enables one-chip receiver. However, in this architecture, the sampling jitter generated from phase noise of phase locked loop (PLL) may deteriorate the performance. In this paper, the phase noise of the PLL is modeled and the in uence of the phase noise to the DTR is analyzed. Moreover, the performance of the DTR is evaluated in terms of modulation schemes and signal bandwidth.",
keywords = "Discrete time receiver, Sampling jitter, Software De ned Radio",
author = "Mamiko Inamori and Bostamam, {Anas M.} and Yukitoshi Sanada",
year = "2005",
language = "English",
isbn = "3800729091",
volume = "4",
pages = "2391--2395",
booktitle = "IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC",

}

TY - GEN

T1 - Influence of sampling jitter on discrete time receiver

AU - Inamori, Mamiko

AU - Bostamam, Anas M.

AU - Sanada, Yukitoshi

PY - 2005

Y1 - 2005

N2 - In Software De ned Radio (SDR), implementation of RF front-end and Analog-to-Digital Converter (ADC) is an important issue. One type of new schemes proposed for SDR is Discrete Time Receiver (DTR), which processes analog signal directly. In the DTR architecture, the received signal is sampled at radio frequency (RF) and channel selection and demodulation are carried out in the digital domain. This architecture achieves reduction of o -chip components and enables one-chip receiver. However, in this architecture, the sampling jitter generated from phase noise of phase locked loop (PLL) may deteriorate the performance. In this paper, the phase noise of the PLL is modeled and the in uence of the phase noise to the DTR is analyzed. Moreover, the performance of the DTR is evaluated in terms of modulation schemes and signal bandwidth.

AB - In Software De ned Radio (SDR), implementation of RF front-end and Analog-to-Digital Converter (ADC) is an important issue. One type of new schemes proposed for SDR is Discrete Time Receiver (DTR), which processes analog signal directly. In the DTR architecture, the received signal is sampled at radio frequency (RF) and channel selection and demodulation are carried out in the digital domain. This architecture achieves reduction of o -chip components and enables one-chip receiver. However, in this architecture, the sampling jitter generated from phase noise of phase locked loop (PLL) may deteriorate the performance. In this paper, the phase noise of the PLL is modeled and the in uence of the phase noise to the DTR is analyzed. Moreover, the performance of the DTR is evaluated in terms of modulation schemes and signal bandwidth.

KW - Discrete time receiver

KW - Sampling jitter

KW - Software De ned Radio

UR - http://www.scopus.com/inward/record.url?scp=34047152234&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34047152234&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:34047152234

SN - 3800729091

SN - 9783800729098

VL - 4

SP - 2391

EP - 2395

BT - IEEE International Symposium on Personal, Indoor and Mobile Radio Communications, PIMRC

ER -