Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling link

Kiichi Niitsu, Yasufumi Sugimori, Yoshinori Kohama, Kenichi Osada, Naohiko Irie, Hiroki Ishikuro, Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

23 Citations (Scopus)

Abstract

This paper discusses interference of an inductive-coupling link in 65nm CMOS. Electromagnetic interference from power/signal lines and to SRAM was simulated and measured. Interference from power lines for mobile applications (line and space) is smaller than that for high-performance applications (mesh type). Interference from signal lines requires only 9% of additional transmit power even in the worst case of logic circuits. In typical operation range, interference to SRAM is ignorable. Only when supply voltage is much lower than typical range, the bit-line noise from the inductive-coupling link influences SRAM operation. Interference to SRAM is small compared with other influences such as device variations and soft errors.

Original languageEnglish
Title of host publication2007 IEEE Asian Solid-State Circuits Conference, A-SSCC
Pages131-134
Number of pages4
DOIs
Publication statusPublished - 2007
Event2007 IEEE Asian Solid-State Circuits Conference, A-SSCC - Jeju, Korea, Republic of
Duration: 2007 Nov 122007 Nov 14

Other

Other2007 IEEE Asian Solid-State Circuits Conference, A-SSCC
CountryKorea, Republic of
CityJeju
Period07/11/1207/11/14

Fingerprint

Static random access storage
Networks (circuits)
Logic circuits
Signal interference
Telecommunication links
Electric potential

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Niitsu, K., Sugimori, Y., Kohama, Y., Osada, K., Irie, N., Ishikuro, H., & Kuroda, T. (2007). Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling link. In 2007 IEEE Asian Solid-State Circuits Conference, A-SSCC (pp. 131-134). [4425749] https://doi.org/10.1109/ASSCC.2007.4425749

Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling link. / Niitsu, Kiichi; Sugimori, Yasufumi; Kohama, Yoshinori; Osada, Kenichi; Irie, Naohiko; Ishikuro, Hiroki; Kuroda, Tadahiro.

2007 IEEE Asian Solid-State Circuits Conference, A-SSCC. 2007. p. 131-134 4425749.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Niitsu, K, Sugimori, Y, Kohama, Y, Osada, K, Irie, N, Ishikuro, H & Kuroda, T 2007, Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling link. in 2007 IEEE Asian Solid-State Circuits Conference, A-SSCC., 4425749, pp. 131-134, 2007 IEEE Asian Solid-State Circuits Conference, A-SSCC, Jeju, Korea, Republic of, 07/11/12. https://doi.org/10.1109/ASSCC.2007.4425749
Niitsu K, Sugimori Y, Kohama Y, Osada K, Irie N, Ishikuro H et al. Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling link. In 2007 IEEE Asian Solid-State Circuits Conference, A-SSCC. 2007. p. 131-134. 4425749 https://doi.org/10.1109/ASSCC.2007.4425749
Niitsu, Kiichi ; Sugimori, Yasufumi ; Kohama, Yoshinori ; Osada, Kenichi ; Irie, Naohiko ; Ishikuro, Hiroki ; Kuroda, Tadahiro. / Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling link. 2007 IEEE Asian Solid-State Circuits Conference, A-SSCC. 2007. pp. 131-134
@inproceedings{a92ff8a1726b4cf696e4b292138652ca,
title = "Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling link",
abstract = "This paper discusses interference of an inductive-coupling link in 65nm CMOS. Electromagnetic interference from power/signal lines and to SRAM was simulated and measured. Interference from power lines for mobile applications (line and space) is smaller than that for high-performance applications (mesh type). Interference from signal lines requires only 9{\%} of additional transmit power even in the worst case of logic circuits. In typical operation range, interference to SRAM is ignorable. Only when supply voltage is much lower than typical range, the bit-line noise from the inductive-coupling link influences SRAM operation. Interference to SRAM is small compared with other influences such as device variations and soft errors.",
author = "Kiichi Niitsu and Yasufumi Sugimori and Yoshinori Kohama and Kenichi Osada and Naohiko Irie and Hiroki Ishikuro and Tadahiro Kuroda",
year = "2007",
doi = "10.1109/ASSCC.2007.4425749",
language = "English",
isbn = "1424413605",
pages = "131--134",
booktitle = "2007 IEEE Asian Solid-State Circuits Conference, A-SSCC",

}

TY - GEN

T1 - Interference from power/signal lines and to SRAM circuits in 65nm CMOS inductive-coupling link

AU - Niitsu, Kiichi

AU - Sugimori, Yasufumi

AU - Kohama, Yoshinori

AU - Osada, Kenichi

AU - Irie, Naohiko

AU - Ishikuro, Hiroki

AU - Kuroda, Tadahiro

PY - 2007

Y1 - 2007

N2 - This paper discusses interference of an inductive-coupling link in 65nm CMOS. Electromagnetic interference from power/signal lines and to SRAM was simulated and measured. Interference from power lines for mobile applications (line and space) is smaller than that for high-performance applications (mesh type). Interference from signal lines requires only 9% of additional transmit power even in the worst case of logic circuits. In typical operation range, interference to SRAM is ignorable. Only when supply voltage is much lower than typical range, the bit-line noise from the inductive-coupling link influences SRAM operation. Interference to SRAM is small compared with other influences such as device variations and soft errors.

AB - This paper discusses interference of an inductive-coupling link in 65nm CMOS. Electromagnetic interference from power/signal lines and to SRAM was simulated and measured. Interference from power lines for mobile applications (line and space) is smaller than that for high-performance applications (mesh type). Interference from signal lines requires only 9% of additional transmit power even in the worst case of logic circuits. In typical operation range, interference to SRAM is ignorable. Only when supply voltage is much lower than typical range, the bit-line noise from the inductive-coupling link influences SRAM operation. Interference to SRAM is small compared with other influences such as device variations and soft errors.

UR - http://www.scopus.com/inward/record.url?scp=51349146657&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51349146657&partnerID=8YFLogxK

U2 - 10.1109/ASSCC.2007.4425749

DO - 10.1109/ASSCC.2007.4425749

M3 - Conference contribution

SN - 1424413605

SN - 9781424413607

SP - 131

EP - 134

BT - 2007 IEEE Asian Solid-State Circuits Conference, A-SSCC

ER -