I/Q mismatch compensation ΔΣ modulator using ternary capacitor rotation technique

Masaki Yonekura, Hiroki Ishikuro

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper presents a new technique to suppress I/Q mismatch and decrease power consumption and chip area. The proposed technique uses two methods for all integrators and DAC in the modulator which are main sources of the mismatch and power. One is proposed ternary capacitor rotation technique to compensate the I/Q mismatch and achieve high image-rejection. The other is amplifier-sharing technique to reduce the number of amplifier and power consumption. The third-order 1bit delta-sigma modulator was designed in 65nm CMOS process, and fabricated test chip achieved an image-rejection ratio (IRR) of higher than 70dB throughout a 1MHz bandwidth. The overall power consumption is 12.7mW including I/Q channels.

Original languageEnglish
Title of host publicationEuropean Solid-State Circuits Conference
PublisherIEEE Computer Society
Pages229-232
Number of pages4
Volume2015-October
ISBN (Print)9781467374705
DOIs
Publication statusPublished - 2015 Oct 30
Event41st European Solid-State Circuits Conference, ESSCIRC 2015 - Graz, Austria
Duration: 2015 Sep 142015 Sep 18

Other

Other41st European Solid-State Circuits Conference, ESSCIRC 2015
CountryAustria
CityGraz
Period15/9/1415/9/18

Fingerprint

Modulators
Electric power utilization
Capacitors
Bandwidth
Compensation and Redress

Keywords

  • amplifier-sharing
  • delta-sigma modulator
  • I/Q mismatch
  • image-rejection

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Yonekura, M., & Ishikuro, H. (2015). I/Q mismatch compensation ΔΣ modulator using ternary capacitor rotation technique. In European Solid-State Circuits Conference (Vol. 2015-October, pp. 229-232). [7313869] IEEE Computer Society. https://doi.org/10.1109/ESSCIRC.2015.7313869

I/Q mismatch compensation ΔΣ modulator using ternary capacitor rotation technique. / Yonekura, Masaki; Ishikuro, Hiroki.

European Solid-State Circuits Conference. Vol. 2015-October IEEE Computer Society, 2015. p. 229-232 7313869.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yonekura, M & Ishikuro, H 2015, I/Q mismatch compensation ΔΣ modulator using ternary capacitor rotation technique. in European Solid-State Circuits Conference. vol. 2015-October, 7313869, IEEE Computer Society, pp. 229-232, 41st European Solid-State Circuits Conference, ESSCIRC 2015, Graz, Austria, 15/9/14. https://doi.org/10.1109/ESSCIRC.2015.7313869
Yonekura M, Ishikuro H. I/Q mismatch compensation ΔΣ modulator using ternary capacitor rotation technique. In European Solid-State Circuits Conference. Vol. 2015-October. IEEE Computer Society. 2015. p. 229-232. 7313869 https://doi.org/10.1109/ESSCIRC.2015.7313869
Yonekura, Masaki ; Ishikuro, Hiroki. / I/Q mismatch compensation ΔΣ modulator using ternary capacitor rotation technique. European Solid-State Circuits Conference. Vol. 2015-October IEEE Computer Society, 2015. pp. 229-232
@inproceedings{6d3d0b4f457b43d884fac9aa24969fc6,
title = "I/Q mismatch compensation ΔΣ modulator using ternary capacitor rotation technique",
abstract = "This paper presents a new technique to suppress I/Q mismatch and decrease power consumption and chip area. The proposed technique uses two methods for all integrators and DAC in the modulator which are main sources of the mismatch and power. One is proposed ternary capacitor rotation technique to compensate the I/Q mismatch and achieve high image-rejection. The other is amplifier-sharing technique to reduce the number of amplifier and power consumption. The third-order 1bit delta-sigma modulator was designed in 65nm CMOS process, and fabricated test chip achieved an image-rejection ratio (IRR) of higher than 70dB throughout a 1MHz bandwidth. The overall power consumption is 12.7mW including I/Q channels.",
keywords = "amplifier-sharing, delta-sigma modulator, I/Q mismatch, image-rejection",
author = "Masaki Yonekura and Hiroki Ishikuro",
year = "2015",
month = "10",
day = "30",
doi = "10.1109/ESSCIRC.2015.7313869",
language = "English",
isbn = "9781467374705",
volume = "2015-October",
pages = "229--232",
booktitle = "European Solid-State Circuits Conference",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - I/Q mismatch compensation ΔΣ modulator using ternary capacitor rotation technique

AU - Yonekura, Masaki

AU - Ishikuro, Hiroki

PY - 2015/10/30

Y1 - 2015/10/30

N2 - This paper presents a new technique to suppress I/Q mismatch and decrease power consumption and chip area. The proposed technique uses two methods for all integrators and DAC in the modulator which are main sources of the mismatch and power. One is proposed ternary capacitor rotation technique to compensate the I/Q mismatch and achieve high image-rejection. The other is amplifier-sharing technique to reduce the number of amplifier and power consumption. The third-order 1bit delta-sigma modulator was designed in 65nm CMOS process, and fabricated test chip achieved an image-rejection ratio (IRR) of higher than 70dB throughout a 1MHz bandwidth. The overall power consumption is 12.7mW including I/Q channels.

AB - This paper presents a new technique to suppress I/Q mismatch and decrease power consumption and chip area. The proposed technique uses two methods for all integrators and DAC in the modulator which are main sources of the mismatch and power. One is proposed ternary capacitor rotation technique to compensate the I/Q mismatch and achieve high image-rejection. The other is amplifier-sharing technique to reduce the number of amplifier and power consumption. The third-order 1bit delta-sigma modulator was designed in 65nm CMOS process, and fabricated test chip achieved an image-rejection ratio (IRR) of higher than 70dB throughout a 1MHz bandwidth. The overall power consumption is 12.7mW including I/Q channels.

KW - amplifier-sharing

KW - delta-sigma modulator

KW - I/Q mismatch

KW - image-rejection

UR - http://www.scopus.com/inward/record.url?scp=84958772565&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84958772565&partnerID=8YFLogxK

U2 - 10.1109/ESSCIRC.2015.7313869

DO - 10.1109/ESSCIRC.2015.7313869

M3 - Conference contribution

AN - SCOPUS:84958772565

SN - 9781467374705

VL - 2015-October

SP - 229

EP - 232

BT - European Solid-State Circuits Conference

PB - IEEE Computer Society

ER -