Iterative synthesis methods estimating programmable-wire congestion in a dynamically reconfigurable processor

Takao Toi, Takumi Okamoto, Toru Awashima, Kazutoshi Wakabayashi, Hideharu Amano

Research output: Contribution to journalArticle

Abstract

Iterative synthesis methods for making aware of wire congestion are proposed for a multi-context dynamically reconfigurable processor (DRP) with a large number of processing elements (PEs) and programmable-wire connections. Although complex data-paths can be synthesized using the programmable-wire, its delay is long especially when wire connections are congested. We propose two iterative synthesis techniques between a high-level synthesizer (HLS) and the place & route tool to shorten the prolonged wire delay. First, we feed back wire delays for each context to a scheduler in the HLS. The experimental results showed that a critical-path delay was shorten by 21% on average for applications with timing closure problems. Second, we skip the routing and estimate wire delays based on the congestion. The synthesis time was shorten to 1/3 causing delay improvement rate degradation at two points on average.

Original languageEnglish
Pages (from-to)2619-2627
Number of pages9
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE94-A
Issue number12
DOIs
Publication statusPublished - 2011 Dec

Fingerprint

Congestion
Wire
Synthesis
Critical Path
Scheduler
Timing
Closure
Degradation
Routing
Path
Feedback
Experimental Results
Estimate
Processing
Context

Keywords

  • Coarse-grained reconfigurable architecture
  • Dynamically reconfigurable processor
  • High-level synthesis
  • Iterative synthesis
  • Wire delay

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Cite this

Iterative synthesis methods estimating programmable-wire congestion in a dynamically reconfigurable processor. / Toi, Takao; Okamoto, Takumi; Awashima, Toru; Wakabayashi, Kazutoshi; Amano, Hideharu.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E94-A, No. 12, 12.2011, p. 2619-2627.

Research output: Contribution to journalArticle

@article{67fd954999694b5fbfee884cb0515271,
title = "Iterative synthesis methods estimating programmable-wire congestion in a dynamically reconfigurable processor",
abstract = "Iterative synthesis methods for making aware of wire congestion are proposed for a multi-context dynamically reconfigurable processor (DRP) with a large number of processing elements (PEs) and programmable-wire connections. Although complex data-paths can be synthesized using the programmable-wire, its delay is long especially when wire connections are congested. We propose two iterative synthesis techniques between a high-level synthesizer (HLS) and the place & route tool to shorten the prolonged wire delay. First, we feed back wire delays for each context to a scheduler in the HLS. The experimental results showed that a critical-path delay was shorten by 21{\%} on average for applications with timing closure problems. Second, we skip the routing and estimate wire delays based on the congestion. The synthesis time was shorten to 1/3 causing delay improvement rate degradation at two points on average.",
keywords = "Coarse-grained reconfigurable architecture, Dynamically reconfigurable processor, High-level synthesis, Iterative synthesis, Wire delay",
author = "Takao Toi and Takumi Okamoto and Toru Awashima and Kazutoshi Wakabayashi and Hideharu Amano",
year = "2011",
month = "12",
doi = "10.1587/transfun.E94.A.2619",
language = "English",
volume = "E94-A",
pages = "2619--2627",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - Iterative synthesis methods estimating programmable-wire congestion in a dynamically reconfigurable processor

AU - Toi, Takao

AU - Okamoto, Takumi

AU - Awashima, Toru

AU - Wakabayashi, Kazutoshi

AU - Amano, Hideharu

PY - 2011/12

Y1 - 2011/12

N2 - Iterative synthesis methods for making aware of wire congestion are proposed for a multi-context dynamically reconfigurable processor (DRP) with a large number of processing elements (PEs) and programmable-wire connections. Although complex data-paths can be synthesized using the programmable-wire, its delay is long especially when wire connections are congested. We propose two iterative synthesis techniques between a high-level synthesizer (HLS) and the place & route tool to shorten the prolonged wire delay. First, we feed back wire delays for each context to a scheduler in the HLS. The experimental results showed that a critical-path delay was shorten by 21% on average for applications with timing closure problems. Second, we skip the routing and estimate wire delays based on the congestion. The synthesis time was shorten to 1/3 causing delay improvement rate degradation at two points on average.

AB - Iterative synthesis methods for making aware of wire congestion are proposed for a multi-context dynamically reconfigurable processor (DRP) with a large number of processing elements (PEs) and programmable-wire connections. Although complex data-paths can be synthesized using the programmable-wire, its delay is long especially when wire connections are congested. We propose two iterative synthesis techniques between a high-level synthesizer (HLS) and the place & route tool to shorten the prolonged wire delay. First, we feed back wire delays for each context to a scheduler in the HLS. The experimental results showed that a critical-path delay was shorten by 21% on average for applications with timing closure problems. Second, we skip the routing and estimate wire delays based on the congestion. The synthesis time was shorten to 1/3 causing delay improvement rate degradation at two points on average.

KW - Coarse-grained reconfigurable architecture

KW - Dynamically reconfigurable processor

KW - High-level synthesis

KW - Iterative synthesis

KW - Wire delay

UR - http://www.scopus.com/inward/record.url?scp=82655183041&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=82655183041&partnerID=8YFLogxK

U2 - 10.1587/transfun.E94.A.2619

DO - 10.1587/transfun.E94.A.2619

M3 - Article

AN - SCOPUS:82655183041

VL - E94-A

SP - 2619

EP - 2627

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -