JUMP-1 router chip: A versatile router for supporting a distributed shared memory

Hiroaki Nishi, Katsunobu Nishimura, Ken ichiro Anjo, Tomohiro Kudoh, Hideharu Amano

Research output: Contribution to journalConference article

1 Citation (Scopus)

Abstract

JUMP-1 is currently under development by seven Japanese universities to establish techniques of an efficient distributed shared memory on a massively parallel processor. It provides a coherent cache with the reduced hierarchical bit-map directory scheme to achieve cost effective and high performance management. Messages for coherent cache are transferred through a fat tree on the RDT (Recursive Diagonal Torus) interconnection network. The JUMP-1 router supports versatile functions including multicast and acknowledge combining for the reduced hierarchical bit-map directory scheme.

Original languageEnglish
Pages (from-to)158-164
Number of pages7
JournalConference Proceedings - International Phoenix Conference on Computers and Communications
Publication statusPublished - 1996 Jan 1
EventProceedings of the 1996 IEEE 15th Annual International Phoenix Conference on Computers and Communications - Scottsdale, AZ, USA
Duration: 1996 Mar 271996 Mar 29

ASJC Scopus subject areas

  • Computer Science(all)

Fingerprint Dive into the research topics of 'JUMP-1 router chip: A versatile router for supporting a distributed shared memory'. Together they form a unique fingerprint.

  • Cite this