JUMP-1 router chip: A versatile router for supporting a distributed shared memory

Hiroaki Nishi, Katsunobu Nishimura, Ken ichiro Anjo, Tomohiro Kudoh, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

JUMP-1 is currently under development by seven Japanese universities to establish techniques of an efficient distributed shared memory on a massively parallel processor. It provides a coherent cache with the reduced hierarchical bit-map directory scheme to achieve cost effective and high performance management. Messages for coherent cache are transferred through a fat tree on the RDT (Recursive Diagonal Torus) interconnection network. The JUMP-1 router supports versatile functions including multicast and acknowledge combining for the reduced hierarchical bit-map directory scheme.

Original languageEnglish
Title of host publicationConference Proceedings - International Phoenix Conference on Computers and Communications
PublisherIEEE
Pages158-164
Number of pages7
Publication statusPublished - 1996
EventProceedings of the 1996 IEEE 15th Annual International Phoenix Conference on Computers and Communications - Scottsdale, AZ, USA
Duration: 1996 Mar 271996 Mar 29

Other

OtherProceedings of the 1996 IEEE 15th Annual International Phoenix Conference on Computers and Communications
CityScottsdale, AZ, USA
Period96/3/2796/3/29

Fingerprint

Routers
Data storage equipment
Oils and fats
Costs

ASJC Scopus subject areas

  • Computer Science(all)

Cite this

Nishi, H., Nishimura, K., Anjo, K. I., Kudoh, T., & Amano, H. (1996). JUMP-1 router chip: A versatile router for supporting a distributed shared memory. In Conference Proceedings - International Phoenix Conference on Computers and Communications (pp. 158-164). IEEE.

JUMP-1 router chip : A versatile router for supporting a distributed shared memory. / Nishi, Hiroaki; Nishimura, Katsunobu; Anjo, Ken ichiro; Kudoh, Tomohiro; Amano, Hideharu.

Conference Proceedings - International Phoenix Conference on Computers and Communications. IEEE, 1996. p. 158-164.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Nishi, H, Nishimura, K, Anjo, KI, Kudoh, T & Amano, H 1996, JUMP-1 router chip: A versatile router for supporting a distributed shared memory. in Conference Proceedings - International Phoenix Conference on Computers and Communications. IEEE, pp. 158-164, Proceedings of the 1996 IEEE 15th Annual International Phoenix Conference on Computers and Communications, Scottsdale, AZ, USA, 96/3/27.
Nishi H, Nishimura K, Anjo KI, Kudoh T, Amano H. JUMP-1 router chip: A versatile router for supporting a distributed shared memory. In Conference Proceedings - International Phoenix Conference on Computers and Communications. IEEE. 1996. p. 158-164
Nishi, Hiroaki ; Nishimura, Katsunobu ; Anjo, Ken ichiro ; Kudoh, Tomohiro ; Amano, Hideharu. / JUMP-1 router chip : A versatile router for supporting a distributed shared memory. Conference Proceedings - International Phoenix Conference on Computers and Communications. IEEE, 1996. pp. 158-164
@inproceedings{ccd43039fe554b2db0cc6e2cc3089a29,
title = "JUMP-1 router chip: A versatile router for supporting a distributed shared memory",
abstract = "JUMP-1 is currently under development by seven Japanese universities to establish techniques of an efficient distributed shared memory on a massively parallel processor. It provides a coherent cache with the reduced hierarchical bit-map directory scheme to achieve cost effective and high performance management. Messages for coherent cache are transferred through a fat tree on the RDT (Recursive Diagonal Torus) interconnection network. The JUMP-1 router supports versatile functions including multicast and acknowledge combining for the reduced hierarchical bit-map directory scheme.",
author = "Hiroaki Nishi and Katsunobu Nishimura and Anjo, {Ken ichiro} and Tomohiro Kudoh and Hideharu Amano",
year = "1996",
language = "English",
pages = "158--164",
booktitle = "Conference Proceedings - International Phoenix Conference on Computers and Communications",
publisher = "IEEE",

}

TY - GEN

T1 - JUMP-1 router chip

T2 - A versatile router for supporting a distributed shared memory

AU - Nishi, Hiroaki

AU - Nishimura, Katsunobu

AU - Anjo, Ken ichiro

AU - Kudoh, Tomohiro

AU - Amano, Hideharu

PY - 1996

Y1 - 1996

N2 - JUMP-1 is currently under development by seven Japanese universities to establish techniques of an efficient distributed shared memory on a massively parallel processor. It provides a coherent cache with the reduced hierarchical bit-map directory scheme to achieve cost effective and high performance management. Messages for coherent cache are transferred through a fat tree on the RDT (Recursive Diagonal Torus) interconnection network. The JUMP-1 router supports versatile functions including multicast and acknowledge combining for the reduced hierarchical bit-map directory scheme.

AB - JUMP-1 is currently under development by seven Japanese universities to establish techniques of an efficient distributed shared memory on a massively parallel processor. It provides a coherent cache with the reduced hierarchical bit-map directory scheme to achieve cost effective and high performance management. Messages for coherent cache are transferred through a fat tree on the RDT (Recursive Diagonal Torus) interconnection network. The JUMP-1 router supports versatile functions including multicast and acknowledge combining for the reduced hierarchical bit-map directory scheme.

UR - http://www.scopus.com/inward/record.url?scp=0029700410&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0029700410&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0029700410

SP - 158

EP - 164

BT - Conference Proceedings - International Phoenix Conference on Computers and Communications

PB - IEEE

ER -