Layered I/O architecture in a multicomputer type DSP system for video communications

Naoya Sakurai, Tetsurou Fujii, Naohisa Ohta

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A layered I/O architecture in a multicomputer-type DSP system is described that achieves efficient load balancing and high-speed video data distribution/gathering for real-time video processing. The layered structure is based on global distribution using buses and local distribution serial links. In addition to multiple homogeneous processing elements, the concept of bus nodes with high data distribution rates is introduced. System performance is evaluated by computer simulation focusing on load balancing efficiency using a typical video processing algorithm. It is shown that load balancing, which combines task assignment control with large-grain data flow, can provide high performance.

Original languageEnglish
Title of host publicationProceedings - IEEE International Symposium on Circuits and Systems
Editors Anon
PublisherPubl by IEEE
Pages242-245
Number of pages4
Volume1
Publication statusPublished - 1989
EventIEEE International Symposium on Circuits and Systems 1989, the 22nd ISCAS. Part 1 - Portland, OR, USA
Duration: 1989 May 81989 May 11

Other

OtherIEEE International Symposium on Circuits and Systems 1989, the 22nd ISCAS. Part 1
CityPortland, OR, USA
Period89/5/889/5/11

Fingerprint

Resource allocation
Communication
Processing
Computer simulation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Sakurai, N., Fujii, T., & Ohta, N. (1989). Layered I/O architecture in a multicomputer type DSP system for video communications. In Anon (Ed.), Proceedings - IEEE International Symposium on Circuits and Systems (Vol. 1, pp. 242-245). Publ by IEEE.

Layered I/O architecture in a multicomputer type DSP system for video communications. / Sakurai, Naoya; Fujii, Tetsurou; Ohta, Naohisa.

Proceedings - IEEE International Symposium on Circuits and Systems. ed. / Anon. Vol. 1 Publ by IEEE, 1989. p. 242-245.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Sakurai, N, Fujii, T & Ohta, N 1989, Layered I/O architecture in a multicomputer type DSP system for video communications. in Anon (ed.), Proceedings - IEEE International Symposium on Circuits and Systems. vol. 1, Publ by IEEE, pp. 242-245, IEEE International Symposium on Circuits and Systems 1989, the 22nd ISCAS. Part 1, Portland, OR, USA, 89/5/8.
Sakurai N, Fujii T, Ohta N. Layered I/O architecture in a multicomputer type DSP system for video communications. In Anon, editor, Proceedings - IEEE International Symposium on Circuits and Systems. Vol. 1. Publ by IEEE. 1989. p. 242-245
Sakurai, Naoya ; Fujii, Tetsurou ; Ohta, Naohisa. / Layered I/O architecture in a multicomputer type DSP system for video communications. Proceedings - IEEE International Symposium on Circuits and Systems. editor / Anon. Vol. 1 Publ by IEEE, 1989. pp. 242-245
@inproceedings{cd51ee4ead7d4b6596f040cbc54844a6,
title = "Layered I/O architecture in a multicomputer type DSP system for video communications",
abstract = "A layered I/O architecture in a multicomputer-type DSP system is described that achieves efficient load balancing and high-speed video data distribution/gathering for real-time video processing. The layered structure is based on global distribution using buses and local distribution serial links. In addition to multiple homogeneous processing elements, the concept of bus nodes with high data distribution rates is introduced. System performance is evaluated by computer simulation focusing on load balancing efficiency using a typical video processing algorithm. It is shown that load balancing, which combines task assignment control with large-grain data flow, can provide high performance.",
author = "Naoya Sakurai and Tetsurou Fujii and Naohisa Ohta",
year = "1989",
language = "English",
volume = "1",
pages = "242--245",
editor = "Anon",
booktitle = "Proceedings - IEEE International Symposium on Circuits and Systems",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - Layered I/O architecture in a multicomputer type DSP system for video communications

AU - Sakurai, Naoya

AU - Fujii, Tetsurou

AU - Ohta, Naohisa

PY - 1989

Y1 - 1989

N2 - A layered I/O architecture in a multicomputer-type DSP system is described that achieves efficient load balancing and high-speed video data distribution/gathering for real-time video processing. The layered structure is based on global distribution using buses and local distribution serial links. In addition to multiple homogeneous processing elements, the concept of bus nodes with high data distribution rates is introduced. System performance is evaluated by computer simulation focusing on load balancing efficiency using a typical video processing algorithm. It is shown that load balancing, which combines task assignment control with large-grain data flow, can provide high performance.

AB - A layered I/O architecture in a multicomputer-type DSP system is described that achieves efficient load balancing and high-speed video data distribution/gathering for real-time video processing. The layered structure is based on global distribution using buses and local distribution serial links. In addition to multiple homogeneous processing elements, the concept of bus nodes with high data distribution rates is introduced. System performance is evaluated by computer simulation focusing on load balancing efficiency using a typical video processing algorithm. It is shown that load balancing, which combines task assignment control with large-grain data flow, can provide high performance.

UR - http://www.scopus.com/inward/record.url?scp=0024906903&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0024906903&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0024906903

VL - 1

SP - 242

EP - 245

BT - Proceedings - IEEE International Symposium on Circuits and Systems

A2 - Anon, null

PB - Publ by IEEE

ER -