Leakage power reduction for coarse-grained dynamically reconfigurable processor arrays using dual Vt cells

Kei'ichiro Hirai, Masaru Kato, Yoshiki Saito, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

One of benefit of coarse-grained dynamically reconfigurable processor arrays (DRPAs) is their low dynamic power consumption by operating a number of processing element (PE) in parallel with a low frequency clock. However, in the future advanced process, the leakage power will occupy a considerable part of the total power consumption, and it may degrade the advantage of DRPAs. In order to reduce the leakage power of DRPA without severe performance degradation, eight designs (Mult, Sw, MultSw, LowHalf, 1Row, ColHalf, Sw+Half and Sw+Mult) using Dual-Vt cells are evaluated based on a prototype DRPA called MuCCRA-3T. Evaluation results show that Sw in which Low-Vt cells are only used in switching elements of the array achieved the best power-delay product. If performance of Sw is not enough, Sw+Half in which Low-Vt cells are used for a lower half PEs and all switching elements improves 24% of the leakage power with 5%-14% of extra delay time of the design with all Low-Vt cells.

Original languageEnglish
Title of host publicationProceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09
Pages104-111
Number of pages8
DOIs
Publication statusPublished - 2009
Event2009 International Conference on Field-Programmable Technology, FPT'09 - Sydney, Australia
Duration: 2009 Dec 92009 Dec 11

Other

Other2009 International Conference on Field-Programmable Technology, FPT'09
CountryAustralia
CitySydney
Period09/12/909/12/11

Fingerprint

Parallel processing systems
Electric power utilization
Clocks
Time delay
Degradation
Processing

ASJC Scopus subject areas

  • Computational Theory and Mathematics
  • Hardware and Architecture
  • Software

Cite this

Hirai, K., Kato, M., Saito, Y., & Amano, H. (2009). Leakage power reduction for coarse-grained dynamically reconfigurable processor arrays using dual Vt cells. In Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09 (pp. 104-111). [5377641] https://doi.org/10.1109/FPT.2009.5377641

Leakage power reduction for coarse-grained dynamically reconfigurable processor arrays using dual Vt cells. / Hirai, Kei'ichiro; Kato, Masaru; Saito, Yoshiki; Amano, Hideharu.

Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09. 2009. p. 104-111 5377641.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hirai, K, Kato, M, Saito, Y & Amano, H 2009, Leakage power reduction for coarse-grained dynamically reconfigurable processor arrays using dual Vt cells. in Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09., 5377641, pp. 104-111, 2009 International Conference on Field-Programmable Technology, FPT'09, Sydney, Australia, 09/12/9. https://doi.org/10.1109/FPT.2009.5377641
Hirai K, Kato M, Saito Y, Amano H. Leakage power reduction for coarse-grained dynamically reconfigurable processor arrays using dual Vt cells. In Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09. 2009. p. 104-111. 5377641 https://doi.org/10.1109/FPT.2009.5377641
Hirai, Kei'ichiro ; Kato, Masaru ; Saito, Yoshiki ; Amano, Hideharu. / Leakage power reduction for coarse-grained dynamically reconfigurable processor arrays using dual Vt cells. Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09. 2009. pp. 104-111
@inproceedings{3cc8feb14d12486285d1a30817a48b38,
title = "Leakage power reduction for coarse-grained dynamically reconfigurable processor arrays using dual Vt cells",
abstract = "One of benefit of coarse-grained dynamically reconfigurable processor arrays (DRPAs) is their low dynamic power consumption by operating a number of processing element (PE) in parallel with a low frequency clock. However, in the future advanced process, the leakage power will occupy a considerable part of the total power consumption, and it may degrade the advantage of DRPAs. In order to reduce the leakage power of DRPA without severe performance degradation, eight designs (Mult, Sw, MultSw, LowHalf, 1Row, ColHalf, Sw+Half and Sw+Mult) using Dual-Vt cells are evaluated based on a prototype DRPA called MuCCRA-3T. Evaluation results show that Sw in which Low-Vt cells are only used in switching elements of the array achieved the best power-delay product. If performance of Sw is not enough, Sw+Half in which Low-Vt cells are used for a lower half PEs and all switching elements improves 24{\%} of the leakage power with 5{\%}-14{\%} of extra delay time of the design with all Low-Vt cells.",
author = "Kei'ichiro Hirai and Masaru Kato and Yoshiki Saito and Hideharu Amano",
year = "2009",
doi = "10.1109/FPT.2009.5377641",
language = "English",
isbn = "9781424443772",
pages = "104--111",
booktitle = "Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09",

}

TY - GEN

T1 - Leakage power reduction for coarse-grained dynamically reconfigurable processor arrays using dual Vt cells

AU - Hirai, Kei'ichiro

AU - Kato, Masaru

AU - Saito, Yoshiki

AU - Amano, Hideharu

PY - 2009

Y1 - 2009

N2 - One of benefit of coarse-grained dynamically reconfigurable processor arrays (DRPAs) is their low dynamic power consumption by operating a number of processing element (PE) in parallel with a low frequency clock. However, in the future advanced process, the leakage power will occupy a considerable part of the total power consumption, and it may degrade the advantage of DRPAs. In order to reduce the leakage power of DRPA without severe performance degradation, eight designs (Mult, Sw, MultSw, LowHalf, 1Row, ColHalf, Sw+Half and Sw+Mult) using Dual-Vt cells are evaluated based on a prototype DRPA called MuCCRA-3T. Evaluation results show that Sw in which Low-Vt cells are only used in switching elements of the array achieved the best power-delay product. If performance of Sw is not enough, Sw+Half in which Low-Vt cells are used for a lower half PEs and all switching elements improves 24% of the leakage power with 5%-14% of extra delay time of the design with all Low-Vt cells.

AB - One of benefit of coarse-grained dynamically reconfigurable processor arrays (DRPAs) is their low dynamic power consumption by operating a number of processing element (PE) in parallel with a low frequency clock. However, in the future advanced process, the leakage power will occupy a considerable part of the total power consumption, and it may degrade the advantage of DRPAs. In order to reduce the leakage power of DRPA without severe performance degradation, eight designs (Mult, Sw, MultSw, LowHalf, 1Row, ColHalf, Sw+Half and Sw+Mult) using Dual-Vt cells are evaluated based on a prototype DRPA called MuCCRA-3T. Evaluation results show that Sw in which Low-Vt cells are only used in switching elements of the array achieved the best power-delay product. If performance of Sw is not enough, Sw+Half in which Low-Vt cells are used for a lower half PEs and all switching elements improves 24% of the leakage power with 5%-14% of extra delay time of the design with all Low-Vt cells.

UR - http://www.scopus.com/inward/record.url?scp=77949363558&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=77949363558&partnerID=8YFLogxK

U2 - 10.1109/FPT.2009.5377641

DO - 10.1109/FPT.2009.5377641

M3 - Conference contribution

SN - 9781424443772

SP - 104

EP - 111

BT - Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09

ER -