Leakage power reduction for coarse-grained dynamically reconfigurable processor arrays using dual Vt cells

Kei'ichiro Hirai, Masaru Kato, Yoshiki Saito, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

7 Citations (Scopus)

Fingerprint

Dive into the research topics of 'Leakage power reduction for coarse-grained dynamically reconfigurable processor arrays using dual Vt cells'. Together they form a unique fingerprint.

Mathematics

Engineering & Materials Science